New Account     Sign In         see this page in Japanesesee this page in Chinese

LatticeXP2 Low-Cost Non-Volatile FPGA


XP2 Product Page Graphic

The LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with Flash Non-volatile cells in an architecture referred to as flexiFLASH. The flexiFLASH approach provides benefits such as instant-on, small footprint, on chip storage with FlashBAK embedded block memories and Serial TAG memory and design security. The parts also support Live Updates with TransFR, 128-bit AES Encryption and Dual-Boot technologies. The LatticeXP2 FPGA fabric utilizes an underlying LatticeECP2 architecture that was optimized from the outset with high performance and low cost in mind. The LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O and enhanced sysDSP blocks.

 

Key Features


 

LatticeXP2 Development Kits and Evaluation Boards

Lattice offers a development kit and two evaluation boards to expedite designs for LatticeXP2 FPGA devices.

LatticeXP2 Brevia Development Kit:  The LatticeXP2 Brevia Development Kit is an easy-to-use, low-cost platform to accelerate the evaluation of LatticeXP2 FPGAs. The kit features an LFXP2-5E-6TN144C FPGA Device (XP2-5 in a 144-pin TQFP package), 2Mbit SPI Flash, 1Mbit SRAM memory, expansion headers, and several LEDs and user switches.

LatticeXP2 Standard Evaluation Board:  This board is an efficient design that will help you quickly evaluate the LatticeXP2 FPGA on a ready-made platform. It features an LFXP2-17E-6F484C FPGA Device (XP2-17 in a 484fpBGA package), A/D and D/A converters, 1Mb asynch SRAM memory, compact-flash connector, various LEDs, switches, connectors, headers, and an on-board power supply.

LatticeXP2 Advanced Evaluation Board: This board features more advanced interfaces for system-level evaluation and development. It features an LFXP2-17E-6F484C FPGA Device (XP2-17 in a 484fpBGA package), 32-bit DDR2 SODIMM memory socket, 10/100/1G Ethernet PHY with RJ-45 interface, 32-bit PCI edge, MDR-26 connectors for use with Lattice 7:1 LVDS video demo, USB host/controller, along with many of the features included on the XP2 Standard Evaluation board.

LatticeXP2 Selection Guide
Device XP2-5 XP2-8 XP2-17 XP2-30 XP2-40
LUTs (K) 5 8 17 29 40
Distributed RAM (Kbits) 10 18 35 56 83
EBR SRAM (Kbits) 166 221 276 387 885
EBR SRAM Blocks 9 12 15 21 48
sysDSP Blocks 3 4 5 7 8
18x18 Multipliers 12 16 20 28 32
PLL 2 2 4 4 4
Maximum Available I/O 172 201 358 472 540
Packages I/O Count
132-pin csBGA (8 x 8 mm) 86 Buy 86Buy      
144-pin TQFP (20 x 20 mm) 100Buy 100Buy      
208-pin PQFP (28 x 28 mm) 146Buy 146Buy 146Buy    
256-ball ftBGA (17 x 17 mm) 172 Buy 201Buy 201Buy 201Buy  
484-ball fpBGA (23 x 23 mm)     358Buy 363Buy 363 Buy
672-ball fpBGA (27 x 27 mm)       472 Buy 540 Buy