Sign In         see this page in JapaneseKorean language homepageChinese language homepage

ispLEVER Starter Software


ispLEVER Starter is a complete design solution supporting the LatticeXP2, LatticeXP, LatticeECP2, LatticeECP/EC, and MachXO device families. It is downloadable in the modules shown below, including Synplify for Lattice synthesis and, for the first time, Aldec's Active-HDL Lattice Web Edition RTL and timing simulator. These downloadable elements, when coupled with ispVM System and the latest LatticeMico32 Embedded processor, support complete design from concept to programming.

ispLEVER Starter is supported on the Windows Vista (32-bit), Windows XP or Windows 2000 operating system.

To design with Lattice CPLD and mature FPGA products, download the ispLEVER Classic software. You can install and run both ispLEVER Starter and ispLEVER Classic concurrently.

The ispLEVER Starter software was updated on 22-Sept-2008. It is concurrent with ispLEVER 7.1 Service Pack 1 release. Service Pack 1 is already included with this release, do not attempt to download or install Service Pack 1 separately with ispLEVER Starter.

Follow the three steps below to pick Download, Install, and License ispLEVER Starter.


Step One
   

Download an ispLEVER Starter Configuration

In order to make the download process as fast as possible and provide for flexible configurations, ispLEVER-Starter is organized into modular components. Refer to the table below to select the appropriate modules for the design environment you wish to build.

Download one or more modules from the list below and save each module to the Windows Desktop.

ispLEVER Starter Modules
Module Device Support / Feature Download

Primary Module: This is a required module to run the ispLEVER Starter software, and must be installed first. It includes the ispLEVER Project Navigator, and all the tools and device libraries you need to implement a design in Lattice's newest and most popular FPGA products.

Note: This module supports EDIF-type design projects only. For Verilog or VHDL design project support, you must download one of the Synthesis modules listed below.

New: ispLeverDSP is now included as part of ispLever 7.1 Starter. To use ispLeverDSP with ispLEVER Starter, add the following paths into your System PATH environment:
<isplever_strt_install_path>\ispLeverDSP
<isplever_strt_install_path>\ispfpga\bin\nt
<isplever_strt_install_path>\ispfpga\data

FPGA
LatticXP2: All
LatticeECP2: All
(Does not include LatticeECP2S family)
LatticeECP: All
LatticeEC: All
LatticeXP: All

CPLD
MachXO: All

Note: The MachXO crossover PLD is treated as an FPGA in the ispLEVER design flow.

Primary Module (.exe 818MB)
Synplify Synthesis Module: This is an optional module that includes the Lattice version of the Synplify™ synthesis tool from Synopsys®. This allows you to target and synthesize your HDL designs for Lattice CPLD and FPGA products. Supported HDL languages include; VHDL, Verilog 1995, Verilog 2001.

Due to US Export regulations, you must first request a download link by clicking the link at the right. The download link and instructions will be sent to you via e-mail separately.

To use a different third-party synthesis tool which you have installed separately, complete the following steps:
1. In Project Navigator, choose Options > Environment.
2. Select the Directories tab.
3. Under Synplify or Precision, click ... to browse to your synthesis tool.
4. For example, if you are using Synplify Pro, select SynplifyPro and clear OEM tool.
5. Click OK.

Note: All Lattice IP core performance is certified using Synplify Pro.
HDL synthesis Synplify Synthesis Module Request Form

Aldec Active-HDL Lattice Web Edition (LWE) Module: This is an optional module that adds the Active-HDL LWE simulation environment from Aldec.

To run Active-HDL Lattice Web Edition directly from the ispLEVER Project Navigator, perform the following after installation:

1. In Project Navigator, choose Options > Environment.
2. Select the Directories tab.
3. Under Active-HDL, click ... to browse.
4. Set the path to the directory in which Active-HDL Lattice Web Edition is installed (e.g. <isplever_strt_install_path>\active-hdl) and click OK.

Simulation Aldec Active-HDL LWE (.exe 323MB)

Step Two
   

Install each ispLEVER Starter Module

Starting with the Primary Module, double-click the downloaded file(s), to start the installation procedure.




Step Three
   

License ispLEVER Starter

ispLEVER-Starter requires a valid software license. To obtain a license go to our licensing page to request a 6-month term license. License files are supplied by Lattice via email. Save the resulting license.dat file to <install_path>/License. Once licensed, ispLEVER-Starter is ready to run.