MIPI DSI Receive Bridge

DSI Receive Reference Design

Related Products

Flexible MIPI (Mobile Industry Processor Interface) DSI (Display Serial Interface) Receive Bridge - Allows an AP (Application Processors) to interface to a screen that is not designed for mobile applications.

MIPI DSI RX Diagram

Features

  • Supports up to 4 data lanes at up to ~ 900 Mbps per lane
  • HS (High Speed) Mode receive
  • LP (Low Power) Mode transmit and receive
  • Typical power for 2 data lane bridge running at 700 Mbps is 20 mW
  • Typical power for 4 data lane bridge running at 700 Mbps is 32 mW
  • Provides a DCS (Display Command Set) encoder for display controls
  • Supports DSI formats RGB, YCbCr and User Defined
  • Output parallel RGB bus supporting up to 36 bits with clock, Hsync & Vsync

Jump to

Block Diagram

Documentation



If you need a MIPI configuration which doesn't appear as a reference design on this page, contact your local Lattice Sales Office.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.