APB Interconnect Module

Interconnect fabric for AMBA 3 APB based systems

The Lattice Semiconductor APB Interconnect Module is a fully parameterized soft IP for low latency interconnect fabric for APB system. It can be used to connect one or more APB bus master to one or more APB bus slave. Master-side arbitration is implemented within the module to minimize resource utilization.

The APB Interconnect Module supports round-robin based and fixed priority-based arbitration when multiple bus masters access the same slave port. The arbitration completes in one clock cycle, which means that the transaction is delayed by one clock cycle when arbitration occurs.

The design is implemented in Verilog HDL. The IP can be configured and generated using Lattice Propel Builder software. It can be targeted to MachXO3D FPGA devices and implemented using the Lattice Diamond software Place and Route tool integrated with the Synplify Pro synthesis tool.

Features

  • Compliance with AMBA 3 APB Protocol v1.0
  • Data Bus width of up to 32 bits [8, 16, 32]
  • Address width of up to 32 bits [11,12,...,32]
  • Support to up to 32 masters and 32 slaves
  • Slave port address decoding
  • Master side arbitration
Lattice Propel

Block Diagrams

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
APB Interconnect IP Module - Lattice Propel Builder
FPGA-IPG-02054 1.0 6/3/2020 PDF 1.2 MB


Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.