New Account     Sign In         see this page in Japanesesee this page in Chinese

In-system Logic Analysis


ispLEVER 5.0
Included with ispLEVER, Reveal allows you to perform real-time logic analysis of internal device operation on a physical device in a system board.
 

 

Reveal Hardware Debugger (ispLEVER)
 

reveal analyzer 7.0 - thumb

Reveal is the next-generation in-system logic analysis tool included with ispLEVER. Reveal uses a signal-centric model for embedded logic debug; the user first defines signals of interest with the Reveal Inserter, which adds the instrumentation along with the proper connections to enable the required observations. In-system analysis can then be performed with the Reveal Logic Analyzer (shown in the screen shot). The ability to specify complex, multi-event triggering sequences makes system-level design debug smoother and faster.

 

ispLEVER Project Management
 
Design Entry
down arrow
HDL Synthesis
 
down arrow
ispLEVER Advanced Implementation Tools
 
down arrow
ispLEVER Simulation and Analysis
 
down arrow  
ispLEVER Device Programming
 
down arrow
ispLEVER In-system Logic Analysis