 |
||
 New Account
Sign In
|
New Lattice ispLEVER 4.2 Design Tool Suite Now Available- Increased Performance, Dozens Of New Features, Using Fewer Computing Resources -HILLSBORO, OR - NOVEMBER 15, 2004 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its next generation ispLEVER programmable logic design tool suite. The ispLEVER 4.2 release is a comprehensive upgrade and enhancement of the design tool suite's performance and functionality. FPGA Fmax performance has been increased by an average 22% and map, place and route runtimes have been reduced by 24% for a typical design, lessening the demand on computing resources. Enhancements include an I/O Assistant for efficient placement of mixed I/O types, the addition of new Power Calculator and ispTRACY™ Logic Analyzer tools, a new Project Creation Wizard, major upgrades in static timing analysis, floorplanning and DSP design, and a significantly faster and more fully featured ModelSim Simulator from Mentor Graphics. The ispLEVER design tools support all Lattice digital programmable logic devices, including the new LatticeECP-DSP™("EConomyPlusDSP") and LatticeEC™ ("EConomy") FPGA device families, and provide all the features required to develop a design from concept to programmed device. "The ispLEVER 4.2 suite delivers unprecedented levels of performance, functionality, and ease-of-use to our customers," said Lattice vice president of software Chris Fanning. "LatticeEC and LatticeECP-DSP performance has achieved industry leading standards for low-cost FPGA solutions, and the design suite's runtime and overall system performance have been substantially upgraded to further streamline FPGA design. These performance improvements, coupled with a multitude of new features and improved ease-of-use, make ispLEVER 4.2 a very powerful design tool suite," Fanning concluded. Industry's Leading EDA Synthesis and Simulation Tools Included in ispLEVER 4.2 The Mentor Graphics LeonardoSpectrum synthesis product is standard and fully integrated into the ispLEVER 4.2 push-button design flow. Further, the performance of the Mentor Graphics ModelSim 6.0 tool has significantly reduced simulation times, increasing productivity and improving design time-to-market. "This release of Lattice's ispLEVER design tools includes the industry leading ModelSim and LeonardoSpectrum products, enabling powerful design flow and productivity benefits for customers targeting today's increasingly complex FPGA devices. Mentor Graphics and Lattice engineering teams collaborate closely to continue to drive that power and performance ever higher," said Simon Bloch, General Manager, Design Creation and Synthesis Division, Mentor Graphics. Lattice also plans to offer Mentor's Precision RTL synthesis tool to customers later this year. The ispLEVER 4.2 tool suite also includes Synplicity's Synplify 7.7 as a standard feature. "Synplify 7.7 includes several significant enhancements designed to boost the performance of Lattice silicon," said Joe Gianelli, Synplicity Vice President of Business Development. "We've focused our efforts on the new LatticeECP-DSP and LatticeEC FPGA device families, and have achieved faster designs than ever before." Expanded Support for the Newest LatticeECP-DSP and LatticeEC Devices Design support for the LatticeECP/EC FPGAs has also been expanded to include the Lattice ispTRACY Logic Analyzer tool. Using ispTRACY, the designer can probe and analyze signal activity in the internal nodes of a physical FPGA during operation on a board. New Features Boost User Productivity
A comprehensive list of ispLEVER 4.2 enhancements may be viewed on-line at http://www.latticesemi.com/products/devtools/software/isplever42.cfm Availability and pricing About Lattice Semiconductor Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communications, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124-6421, USA; telephone 503-268-8000, fax 503-268-8037. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com. Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements. # # #
Lattice Semiconductor Corporation, Lattice (& design), L (& design), GAL, GDX, ispLEVER, ispTRACY, ispXPLD, LatticeEC, LatticeECP, LatticeECP-DSP, PAC and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders. For more information contact: Brian Kiernan, Corporate Communications Manager |