Lattice Semiconductor Corporation
Home > About Us > Newsletters > LatticeNEWS October 2010 > Video Display Interfaces

LatticeNEWS October 2010

New Video Display Interfaces Accelerate Design of Digital Signage, Video Wall, and Industrial Vision Systems

On Sept 27, Lattice announced the availability of a comprehensive suite of video display interface solutions for High-Definition Multimedia Interface (HDMI®), Digital Visual Interface (DVI), and 7:1 LVDS Video Interface applications. These leading-edge solutions empower embedded, digital signage, and industrial designers to create high-performance advertising, entertainment, communication, and vision systems applications. 

Lattice video display interface solutions implement the physical layer functionality (PHY) for the standards mentioned above using SERDES or LVDS I/Os in mid-range Lattice FPGAs. HDMI and DVI physical layer interfaces require SERDES channels for reliable data recovery. These physical layer interfaces are available as free reference designs from Lattice.

Display Interfaces Development Kit

Lattice video display interface solutions consist of reference designs, an IP core, demo designs, and the Display Interfaces Development Kit. The Kit enables users to quickly review the capabilities of Lattice solutions for three popular video display standards.

Note: This development kit is currently available only through your local Lattice FAE. Contact your local Lattice Sales Office to schedule a demonstration.

 

Display Interfaces Development Kit

Display Interfaces Development Kit

 

The Display Interfaces Development Kit includes the following items:

About the LatticeECP3 FPGA Family

The LatticeECP3 FPGA family is comprised of five devices that offer standards-compliant multi-protocol 3.2G SERDES, DDR/DDR2/DDR3 memory interfaces and high-performance, cascadable DSP slices that are ideal for high-performance embedded, digital signage, video wall, medical imaging, and machine vision applications. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature the fastest LVDS I/O available in a mid-range FPGA family, as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/Os. The LatticeECP3 FPGA family is ideally suited for deployment in high-volume cost- and power-sensitive video & display and security & surveillance applications.

To Learn More

Visit the Lattice Video Display Interfaces Solutions web page for full details on the reference designs, IP core, development kit, and pre-installed demos. Contact your local Lattice Sales Office to schedule a Display Interfaces Development Kit demonstration.

Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012