Lattice Semiconductor Corporation
Home > About Us > Newsletters > LatticeNEWS March 2010 > New Literature

LatticeNEWS March 2010

New Literature

A list of recently published documents, including descriptions and ordering numbers.

On-line versions of these publications are available on the Lattice website at www.latticesemi.com. Some documents are also available in print. To order print versions, call your local Lattice representative or Lattice's Literature Distribution Department at 1-888-477-7537 (outside the U.S. and Canada, call 503-268-8000) or order by FAX at 503-268-8693. In Europe, contact Lattice's European Literature Fulfillment Department by phone at +44 (0)117 934 1600, by FAX at +44 (0)117 934 1601 or by e-mail at euro.lit@latticesemi.com.

 

New Lattice Literature
Title Description Web Print Order  #
General Information
Wireless Solutions Brochure Updated LatticeECP3 information, plus details on new IP and development boards. checkmark
Package Diagrams New 1020-ball Organic fcBGA rev.2, 1152-ball Organic fcBGA, and 1704-ball Organic fcBGA package drawings. checkmark
IP Core User's Guides
RapidIO 2.x LP-Serial Physical Layer Endpoint IP Core Instructions for using the RapidIO 2.x LP-Serial Physical Layer Endpoint IP Core. checkmark
Reference Designs
Simple Sigma-Delta ADC Updated to include LatticeXP2 support. checkmark
PWM Fan Controller Updated to include LatticeXP2 and VHDL support. checkmark
Accessing Control Registers Through the MDIO Bus New WISHBONE-compatible MDIO peripheral reference design. checkmark
SPI GPIO Expander New design that provides a programmable solution for serial expansion of GPIOs using a Serial Peripheral Interface (SPI) as the interface between the microprocessor and the GPIOs. The design provides additional control and monitoring capabilities for the microprocessor when it does not have sufficient GPIOs to do the job. checkmark
Serial Peripheral Interface (SPI) New design implements a SPI slave device interface that provides full-duplex, synchronous, serial communication with the SPI master. A simple back-end parallel interface provides the flexibility to interface with any system. checkmark
Technical Notes
PCB Layout Recommendations for BGA Packages PCB layout considerations when working with BGA packages. Outlines some of the most common problems and provides tips for avoiding them at the design stage. Includes BGA breakout and routing examples. checkmark

 

Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012