Lattice Semiconductor Corporation
Home > About Us > Newsletters > LatticeNEWS: January 2007 > New Literature

LatticeNEWS January 2007

New Literature

 

A list of recently published documents, including descriptions and ordering numbers.

On-line versions of these publications are available on the Lattice website at www.latticesemi.com. Some documents are also available in print. To order print versions, call your local Lattice representative or Lattice's Literature Distribution Department at 1-888-477-7537 (outside the U.S. and Canada, call 503-268-8000) or order by FAX at 503-268-8556. In Europe, contact Lattice's European Literature Fulfillment Department by phone at +44 (0)117 934 1600, by FAX at +44 (0)117 934 1601 or by e-mail at euro.lit@latticesemi.com.

 

New Lattice Literature
Title Description Web Print Order  #
General Information
LatticeECP2/M Family Product Brief Introduction to Lattice's low cost, high performance FPGA family. checkmark checkmark I0187
ispPAC Power Manager II Product Brief Introduction to Lattice's second generation In-System Programmable power supply sequencing/monitoring chips. checkmark checkmark I0178B
ispClock Product Brief Introduction to Lattice's In-System Programmable clock generator chips. checkmark
Package Selector Card Features actual size package photos and specification tables for the most popular Lattice device families. checkmark
LatticeMico32 Product Brief Discusses the soft core 32-bit microprocessor optimized for Lattice programmable devices. checkmark checkmark I0186
ispLEVER Design Tools Brochure Overview of Lattice's complete design environment for tasks including project management, IP integration, design planning, place and route, in-system logic analysis, and more. checkmark
ispLEVER Maintenance Program Brochure Explains the benefits of keeping software maintenance active. checkmark
ispLEVER Upgrade Brochure Describes the benefits of upgrading from the downloadable ispLEVER-Starter tools to the full ispLEVER software suite. checkmark
LatticeECP2 Advanced Evaluation Board User's Guide Guidelines for operation of the LatticeECP2 Advanced Evaluation Board. checkmark
LatticeECP2M PCI Express x4 Evaluation Board User's Guide Guidelines for operation of the LatticeECP2M PCI Express x4 Evaluation Board. checkmark
LatticeECP2M SERDES Evaluation Board User's Guide Guidelines for operation of the LatticeECP2M SERDES Evaluation Board. checkmark
LatticeSC PCI Express x1 Evaluation Board User's Guide Guidelines for operation of the LatticeSC™ PCI Express x1 Evaluation Board. checkmark
Data Sheets and Handbooks
LatticeECP2/M Family Data Sheet Full specifications for Lattice's low cost, high performance FPGA family.  checkmark
LatticeECP2/M Family Handbook Complete LatticeECP2/M Family Data Sheet plus detailed technical notes on using the key features of this device family. checkmark
LatticeSC Family Data Sheet Full specifications for the LatticeSC (System Chip) family of FPGAs. checkmark
LatticeSC Family flexiPCS Data Sheet Full specifications for the embedded multiprotocol Physical Coding Sublayer in the LatticeSC FPGA. checkmark
MachXO Family Data Sheet Full specifications for the MachXO, low-cost, non-volatile, infinitely reconfigurable Crossover CPLD family. checkmark
MachXO Family Handbook Complete MachXO Family Data Sheet plus detailed technical notes on using the key features of this device family.  checkmark
LA-MachXO Automotive Family
Data Sheet
Full specifications for Lattice's low-cost, non-volatile, infinitely configurable crossover PLD now available in automotive temperature ranges. checkmark
ispPAC-POWR607
Data Sheet
Full specifications for Lattice's In-System Programmable power supply supervisor, reset generator and watchdog timer.  checkmark
ispPAC-POWR1220AT8
Data Sheet
Full specifications for Lattice's In-System Programmable power supply monitoring, sequencing and margining controller. checkmark
ispPAC-POWR6AT6
Data Sheet
Full specifications for Lattice's power-supply monitoring and trimming/margining controller. checkmark
ispPAC-POWR1014/A
Data Sheet
Full specifications for Lattice's In-System programmable power supply supervisor, reset generator and sequencing controller. checkmark
ispClock5300S
Family Data Sheet
Full specifications for Lattice's single ended In-System Programmable, zero delay universal fanout buffer. checkmark
Technical Notes
Lattice PCI Express Demo User's Guide Describes how to install and run the Lattice PCI Express Endpoint IP demo. checkmark
LatticeECP2/M SERDES/PCS Usage Guide Describes the embedded SERDES and associated Physical Coding Sublayer (PCS) logic of the LatticeECP2M devices that can be configured to support numerous industry standard high-speed data transfer protocols. checkmark
LatticeECP2/M / Marvell Serial-GMII (SGMII) Physical Layer Interoperability A report on the SGMII Physical Layer interoperability tests between a LatticeECP2M device and the Marvell 88E1111/88E1112 devices checkmark
Lattice 7:1 LVDS Video Demo Kit User's Guide Includes board descriptions, the design of the IP for the LatticeECP2 FPGA, the items required to run the demonstration, and how to connect the boards and the cables for the demo. checkmark
Temperature Sensing Diode in LatticeSC Devices Describes the temperature-sensing diode that is embedded into every LatticeSC device and provides application-specific details for its use.  checkmark
SPI4.2 Interoperability Between ORSPI and LatticeSC Devices A report on interoperability tests between a LatticeSC device and a SPI4.2 compliant ORCA ORSPI4 FPGA. checkmark
LatticeSC/Marvell Gigabit Ethernet Physical Layer Interoperability A report on the Gigabit Ethernet Physical Layer interoperability tests between a LatticeSC device and the MARVELL 88E1111/88E1112 devices. checkmark
LatticeSC/Marvell Serial GMII (SGMII) Physical Layer Interoperability A report on the SGMII Physical Layer interoperability tests between a LatticeSC device and the Marvell 88E1111/88E1112 devices.  checkmark
LatticeSC/Marvell XAUI Interoperability A report on a XAUI interoperability test between a LatticeSC device and the Marvell 88X2040 device. checkmark
Clock Boosting in LatticeSC/M Devices Description and implementation of Clock Boosting, supported in LatticeSC/M devices, to introduce clock skew on a target flop and increase the setup margin. checkmark
LatticeSC flexiPCS/SERDES Design Guide Describes the flexiPCS™/SERDES block in the LatticeSC FPGA. Intended to supplement the data sheet with design-specific information and details on how to create and use the flexiPCS. checkmark
LatticeSC MACO Core LSCDR1X18 Low-Speed Clock and Data Recovery User's Guide

Describes the LatticeSC MACO-based CDRs that handle both low-speed and gigabit systems. These CDRs also provide multimode features that combine low and high-speed systems in a single device.

checkmark
Powering Up and Programming the ispPAC-POWR1014/A Discusses the states of the POWR1014/A device’s output pins during power-up, reset, and JTAG programming, as well as the states of these pins on a device that has not yet been programmed. Suggested methods for interfacing to the enable pin of DC/DC converters and for performing in-system programming are also covered. checkmark
Reference Designs    
LatticeECP2/M 7:1 LVDS Video Interface Discusses the requirements for implementing a 7:1 LVDS interface and the advantages of using the LatticeECP2/M in such an interface. checkmark
LMS Adaptive Filter

Describes the Least Mean Square (LMS) algorithm that can be used to estimate a time varying signal.

checkmark
Intellectual Property    
SGMII PCS IP Core User's Guide checkmark
DA-FIR Filter IP Core User's Guide checkmark
LatticeMico32 Asynchronous SRAM Controller Data Sheet



Documentation for LatticeMico32 Soft Microprocessor 
checkmark — 
LatticeMico32 DMA Controller Data Sheet checkmark — 
LatticeMico32 Development Kit User's Guide checkmark  —
LatticeMico32 GPIO Data Sheet  checkmark  — — 
LatticeMico32 I2C (Master) from Open Cores Data Sheet  checkmark  —  —
LatticeMico32 On-Chip Memory Controller Data Sheet  checkmark  — — 
LatticeMico32 Parallel Flash Controller Data Sheet  checkmark  — — 
LatticeMico32 Processor Reference Manual  checkmark  — — 
LatticeMico32 SPI Data Sheet  checkmark  — — 
LatticeMico32 Software Developer User's Guide  checkmark  — — 
LatticeMico32 Timer Data Sheet checkmark   —  —
LatticeMico32 Tri-Speed Ethernet MAC Demo  checkmark —  — 
LatticeMico32 Tutorial  checkmark  —  —
LatticeMico32 UART Data Sheet  checkmark  — — 
LatticeMico32/DSP Development Board User's Guide  checkmark —   —
Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012