|
Lattice has announced the LatticeECP2M FPGA family, the industry's first low cost FPGAs offering high-speed embedded SERDES I/O plus a pre-engineered Physical Coding Sublayer (PCS) block. Based on the innovative LatticeECP2 low cost architecture, the new LatticeECP2M family also has been developed on advanced 90nm CMOS technology utilizing 300mm wafers. Full story...
Recently, Lattice announced the addition of the programmable, ultra low cost ispPAC-POWR607 device to its second generation Power Manager II product family. The new devices achieve a sub-$1.00 price point in high volume, targeting many cost-sensitive power management applications in consumer markets such as LCD TV, automotive multimedia systems, GPS receivers, Multimedia Terminal Adapters and set-top boxes. Full story...
ispLEVER 6.1 is the latest release of design tools from Lattice. Packed with new time-saving features, support for the latest devices, and general improvements to existing tools, ispLEVER 6.1 gives you "More of the Best" from Lattice. Full story...
After months of extensive qualification and verification, the first member of the revolutionary LatticeSC/M family, the LFSC/M25, has been approved for full production. Full story...
|
New Account
January 2007
© Lattice Semiconductor Corporation 2012
