Interface - Wearables

Please note that this site will be undergoing scheduled maintenance between 9 PM June 23, 2018 and 5 AM June 24, 2018 PDT. You may encounter some dropped connections and timeouts during this window. If you have problems, please return after this maintenance window.

We regret any inconvenience that this might cause.

Are you constrained by I/O limitations of your application processor? Lattice FPGAs can help. Add what you need, the way you need it by using Lattice FPGAs.

Flexibility - Lattice FPGAs support numerous I/O standards that provide the flexibility to interface with a wide range of sensors, memory, panels etc. Use Lattice FPGAs for low cost, low power instant innovation.

I/O rich FPGAs - Lattice FPGAs are designed with multiple I/O banks each capable of supporting independent I/O voltages, ideal for GPIO I/O expansion

Jump to

Block Diagrams

SPI to MIPI DSI

  • Lowest power FPGA with MIPI D-PHY support on the market
  • Using only 3.1K Logic Cells, 1 PLL, and 6x DSP blocks, users can now implement our MIPI D-PHY IP to directly connect and bridge SPI to MIPI CSI2 or SPI to MIPI DSI
  • With the addition of smart memory within iCE40UltraPlus, you can also buffer full or partial frames for a variety of user scenarios. One such scenario is multi-layer graphics acceleration

Parallel to color sequential display bridge

  • Does your wearable device AP not support color sequential displays?  Use Lattice FPGAs to convert the parallel RBG stream to color sequential R,G & B data required by the display
  • Lattice FPGAs support several interface standards and protocols such as LVDS, parallel RGB, MIPI DSI, etc. to meet your unique bridging requirements

Always-on controller and display bridge

  • Use low power & small form factor Lattice FPGAs to implement always on wearable display functionality while still meeting your system’s power budget
  • Lattice FPGAs include integrated oscillators & PLLs that can be used to implement other custom features on demand

I/O level shifter and auto time calibration

  • Lattice FPGAs include multiple I/O banks with independent voltage-level control to create custom voltage-level translator bridge solutions

Design Resources for Connectivity Solutions

Programmable Logic Reference Designs
  Provider CrossLink ECP5 / ECP5-5G iCE40 Ultra / UltraLite / UltraPlus LatticeECP2/M LatticeECP3 LatticeXP2 MachXO2 MachXO3
7:1 LVDS Video Interface Lattice          
MIPI DSI Receive Bridge Lattice      
MIPI DSI Transmit Bridge Lattice      
SPI to MIPI D-PHY Lattice              

Documents

Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Lattice Semiconductor's Internet of Things
1.0 3/11/2015 PDF 625.7 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
iCE40 Ultra Wearables Infographic
1.0 12/31/2015 PNG 459.9 KB


Support

Technical Support

Need Help? We're Here to Assist You

Quality & Reliability

Reference Material to Help Answer Your Questions