Lattice Solutions

Everything you need to quickly and easily complete your design

Solution Type



Device Support










Tags


































Providers




  • USB3-GbE VIP IO Board

    Board

    USB3-GbE VIP IO Board

    Output board for Video Interface Platform (VIP) and Embedded Vision Development Kit - adds video over USB 3.0 and Gigabit Ethernet.
    USB3-GbE VIP IO Board
  • Tri-Speed Ethernet MAC Core IP

    IP Core

    Tri-Speed Ethernet MAC Core IP

    Transmits and receives data between a host processor and an Ethernet network. IEEE 802.3 compliant. Supports 10/100/1000 operation.
    Tri-Speed Ethernet MAC Core IP
  • ECP5 Versa Development Kit

    Board

    ECP5 Versa Development Kit

    Evaluate and develop for key connectivity features of the ECP5 FPGA, including PCI Express, Gigabit Ethernet, DDR3 and generic SERDES, includes numerous demos.
    ECP5 Versa Development Kit
  • ECP5-5G Versa Development Kit

    Board

    ECP5-5G Versa Development Kit

    Evaluate and develop for key connectivity features of the ECP5-5G FPGA, including PCI Express, Gigabit Ethernet, DDR3 and 5G SERDES, includes numerous demos.
  • SGMII and Gb Ethernet PCS

    IP Core

    SGMII and Gb Ethernet PCS

    Implements the PCS functions of both the Cisco SGMII and the IEEE 802.3z (1000BaseX) specifications
    SGMII and Gb Ethernet PCS
  • 10Gb+ Ethernet MAC

    IP Core

    10Gb+ Ethernet MAC

    Transmits and receives data between a host processor and an Ethernet network, compliant to IEEE 802.3-2005 standard
    10Gb+ Ethernet MAC
  • XAUI 10Gb Ethernet Attachment Unit Interface

    IP Core

    XAUI 10Gb Ethernet Attachment Unit Interface

    A complete configurable XAUI-to-XGMII solution. Implements 10Gb Ethernet (XGXS - IEEE 802.3ae-2002) and SERES-based PCS.
    XAUI 10Gb Ethernet Attachment Unit Interface
  • AK-MACHXO2-7000 Development Board

    Board

    AK-MACHXO2-7000 Development Board

    Low-cost development platform featuring the MachXO2-7000 FPGA, Ethernet, SDRAM, microSD, serial flash, UART, VGA output and an embedded JTAG programmer
    AK-MACHXO2-7000 Development Board
  • RGMII to GMII Bridge

    Reference Design

    RGMII to GMII Bridge

    Provides a bi-directional bridge function for transferring data between RGMII and GMII
    RGMII to GMII Bridge
  • 2.5Gbps Ethernet MAC IP Core

    IP Core

    2.5Gbps Ethernet MAC IP Core

    Transmits and receives data between a client application and an Ethernet network as specified in the 802.3 IEEE standard
    2.5Gbps Ethernet MAC IP Core
  • Digital Front End (DFE) Demo

    Demo

    Digital Front End (DFE) Demo

    Lattice DFE (Digital Front End) demonstration utilizing of CPRI (Common Public Radio Interface), DUC (Digital Up Converter) and CFR (Crest Factor Reduction).
    Digital Front End (DFE) Demo
  • HiGig Ethernet MAC

    IP Core

    HiGig Ethernet MAC

    Transmits and receives data between a host processor and a HiGig™ / Ethernet network. Complies to 802,3ae and HiGig protocol.
    HiGig Ethernet MAC
  • Flexibilis Ethernet Switch

    IP Core

    Flexibilis Ethernet Switch

    A triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch IP core compatible with IEEE 802.1D
    Flexibilis Ethernet Switch
  • Flexibilis Ethernet Switch with HSR

    IP Core

    Flexibilis Ethernet Switch with HSR

    A triple speed (10Mbps/100Mbps/1Gbps) Ethernet Layer 2 switch compatible with IEC 62439-3 Clause 5 - High-availability Seamless Redundancy (HSR)
    Flexibilis Ethernet Switch with HSR
  • 2.5Gbps Ethernet PCS IP Core

    IP Core

    2.5Gbps Ethernet PCS IP Core

    Implements the state machine functions for the physical coding sublayer (PCS) described in the IEEE 802.3z (1000BaseX) specification.
    2.5Gbps Ethernet PCS IP Core
  • MDIO Peripheral - WISHBONE Compatible

    Reference Design

    MDIO Peripheral - WISHBONE Compatible

    Implements an MDIO (Management Data Input/Output Interface) slave interface as specified in the IEEE 802.3 standard.
    MDIO Peripheral - WISHBONE Compatible
  • HDLC Controller

    Reference Design

    HDLC Controller

    Implements HDLC (High-Level Data Link Control), located at the OSI link layer 2. supports LAPB, LAPD, LLC and SDLC with a few modifications
    HDLC Controller
  • IEEE 1588 Syn1588®Clock_M Core

    IP Core

    IEEE 1588 Syn1588®Clock_M Core

    Highly accurate clock synchronization compliant to the IEEE 1588 standard version 1.0 and 2.0 for Industrial Ethernet applications.
    IEEE 1588 Syn1588®Clock_M Core
  • IEEE 1588 Syn1588®Clock_S Core

    IP Core

    IEEE 1588 Syn1588®Clock_S Core

    Highly accurate clock synchronization compliant to the IEEE 1588 standard version 1.0 and 2.0 for Industrial Ethernet applications
    IEEE 1588 Syn1588®Clock_S Core
  • LatticeECP3 HV3 Module from Tachyssema

    Board

    LatticeECP3 HV3 Module from Tachyssema

    A compact solution for high definition video processing, real-time image analysis, high speed multi-stream processing...
    LatticeECP3 HV3 Module from Tachyssema
  • Page 1 of 2
    First Previous
    1 2
    Next Last
    Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.