Lattice Solutions

Everything you need to quickly and easily complete your design

Solution Type


Device Support






Tags








Providers

  • MachXO3D Breakout Board

    Board

    MachXO3D Breakout Board

    Small low-cost board with generous access to MachXO3D FPGA IO for general purpose evaluation and development
    MachXO3D Breakout Board
  • MachXO3D ESB Implementing AES128/AES256 Encryption and Decryption

    Reference Design

    MachXO3D ESB Implementing AES128/AES256 Encryption and Decryption

    Shows how to use the MachXO3D Embedded Security Block (ESB) to implement AES128 or AES256 encryption or decryption.
    MachXO3D ESB Implementing AES128/AES256 Encryption and Decryption
  • Read and Write Usercode

    Reference Design

    Read and Write Usercode

    Read or change a Usercode or User Electronic Signature (UES) through general I/O without reprogramming the entire on-device Flash or interrupting the system.
    Read and Write Usercode
  • AES-CCM Core

    IP Core

    AES-CCM Core

    Implements Counter with CBC-MAC (CCM) authenticated encryption mode to NIST 800-38C
    AES-CCM Core
  • AES-GCM Core

    IP Core

    AES-GCM Core

    Implements Galois/Counter (GCM) authenticated encryption mode to NIST 800-38D
    AES-GCM Core
  • Fast AES Core

    IP Core

    Fast AES Core

    Implements AES (Rijndael) to latest NIST FIPS PUB 197. Full dynamic support for all AES key sizes (128, 192 and 256-bits)
    Fast AES Core
  • Fast Hash Core

    IP Core

    Fast Hash Core

    Implements the NIST approved SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 secure hash algorithms to FIPS 180-3 and the legacy MD5 hash algorithm to RFC 1321
    Fast Hash Core
  • High Performance DES and Triple-DES Cores

    IP Core

    High Performance DES and Triple-DES Cores

    Implement the DES and triple-DES encryption standards, as described in NIST Federal Information Processing Standard (FIPS) publication 46-3
    High Performance DES and Triple-DES Cores
  • Soft Error Detection

    IP Core

    Soft Error Detection

    Archived IP Core supporting LatticeSC/M FPGAs - For reference only.
    Soft Error Detection
  • Page 1 of 1
    First Previous
    1
    Next Last
    Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.