Dual HiSPi Sensor Interface Bridge

This website will be undergoing routing maintenance between 9 PM PDT on September 22, 2018 and going through 1 AM PDT on September 23, 2018. During this period the site might experience momentary periods of slowness or unavailability. We apologize for any inconvenience that this might cause.

Reference Design LogoThe Dual HiSPi Sensor Interface to Parallel ISP bridge is a reference design that allows two image sensors to be merged to a single ISP. There exists several applications in which two sensors are desired. A few examples include 3D video, precise factory automation control, black box car driver recorder, accurate analytics in security cameras, etc. In this design, two Aptina 9MT024/34 HiSPi sensors (720p) are input to a LatticeMachXO2 device. The LatticeMachXO2 deserializes the two sensor interfaces, and then combines the image with assistance of the LP SDRAM for frame buffering. The output is a parallel bus of the combined images so an ISP can process the stream. The LatticeMachXO2 is a low cost, non-volatile FPGA. Combined with the LP SDRAM, it provides an efficient and cost-effective solution for bridging two image sensors to an ISP.

The Dual HiSPi sensor reference design can be demonstrated on the Dual Sensor Interface Board (DSIB) with the use of the HDR-60 and two 9MT024 Nanovesta boards. See picture below for the demonstration setup. To order the DSIB, the part number is LCMXO2-4000HE-DSIB-EVN.

For details on the HDR-60 board and the 9MT024 Nanovesta sensor board, visit www.latticesemi.com/HDR60. For an overview of the dual sensor demo, download the Quick Start Guide for DSIB or EB69 DSIB eval board user guide.

Features

  • Complete Reference Design
  • Supports Top/Bottom configuration of the sensors. Can support Left/Right if required
  • HiSPi, sub-LVDS or parallel interaces can be supported
  • Tested with Aptina 9MT024/34 HiSPi sensors & TI IPNC DM36X, DM812X ISPs
  • Bridge Device Offered in Space-saving 8x8 mm 132-Ball csBGA. TQFP Packages Also Available.
  • LP SDRAM is 4M x 16 bit, IS42VM16400K-6BLI
  • Requires No External PROM

Jump to

Block Diagram

Documentation

Quick Reference
Technical Resources
Information Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
MachXO2 Dual Sensor Interface Board Quick Start Guide
QS014 is the document number
QS014 10/26/2012 PDF 1.2 MB
MachXO2 Dual Sensor Interface Board User's Guide
EB69 1.1 1/5/2012 PDF 2.4 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Dual HiSPI Reference Design for XO2 left / right configuration
5/22/2013 ZIP 755.3 KB
Dual HiSPI Reference Design for XO2 top / bottom configuration
5/22/2013 ZIP 4 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Camera Solutions Product Brief
IO232 4/25/2013 PDF 2.8 MB
Dual Image Sensor Product Brief
4/3/2012 PDF 1.2 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
DSIB Demo bitstreams for ECP3 & MachXO2
5/22/2013 ZIP 905.2 KB
NanoVesta BOM Rev B
1/20/2012 XLS 41 KB


Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.