Sony Sub-LVDS to MIPI CSI-2 Sensor Bridge

Please note that this site will be undergoing scheduled maintenance between 9 PM June 23, 2018 and 5 AM June 24, 2018 PDT. You may encounter some dropped connections and timeouts during this window. If you have problems, please return after this maintenance window.

We regret any inconvenience that this might cause.

Related Products

Bridging Solution for Sony image sensors – Lattice Semiconductor has created a reference design that bridges serial Sub-LVDS interface to MIPI CSI-2, thus allowing designers to connect Sony image sensors with most off-the-shelf Image Signal Processors (ISP) or Application Processors (AP).

Achieve higher bandwidths – Achieve higher imaging bandwidths by converting the Sony Sub-LVDS interface to MIPI CSI-2 bus to allow data transfers up to 3.2 Gbps.

Features

  • Supports 4, 8, or 10 data lanes from Sony image sensor in 10-bit or 12-bit pixel widths
  • Interfaces to MIPI CSI-2 Receiving Devices with 4 data lanes up to 3.6 Gbps total bandwidth, and can generate XVS & XHS for image sensors in slave mode
  • Recognizes major Sony IMX image sensor sync codes and can operate with IMX236, IMX172, IMX226, etc. (Implemented in Appro camera DM388IPNC-IMX172)

Jump to

Block Diagram

Performance and Size

MachXO2
Sony Sub-LVDS Input MIPI CSI-2 Output Registers LUTs EBR PLL Clock Divider
4-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 853 1866 0 1 2
4-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 871 1820 0 1 2
8-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 1257 2492 5 1 2
8-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 1287 2368 6 1 2
10-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 1670 3145 6 1 2
10-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 1634 2951 7 1 2

Note: Tested only with Synplify Pro

MachXO3
Sony Sub-LVDS Input MIPI CSI-2 Output Registers LUTs EBR PLL Clock Divider
4-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 853 1866 0 1 2
4-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 871 1820 0 1 2
8-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 1257 2492 5 1 2
8-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 1287 2368 6 1 2
10-lane, 10-bit RAW 4-lane, 10-bit RAW (RAW10) 1670 3145 6 1 2
10-lane, 12-bit RAW 4-lane, 12-bit RAW (RAW12) 1634 2951 7 1 2

Note: Tested only with Synplify Pro

Documentation

Technical Resources
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Sony Sub-LVDS to MIPI CSI-2 Sensor Bridge Reference Design - Documentation
RD1204 1.3 5/9/2017 PDF 1.3 MB
Sony Sub-LVDS to MIPI CSI-2 Sensor Bridge Reference Design - Source Code
RD1204 1.2 3/1/2016 ZIP 1.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Sony Sub-LVDS to CSI2 Sensor Bridge Product Brochure
I0244 2.0 9/30/2015 PDF 1.5 MB