SubLVDS Image Sensor Receiver

Convert SubLVDS Image Sensor Video Stream to Pixel Clock Domain

Related Products

The subLVDS interface is primarily used in image sensors, integrating one clock pair and one or more data pairs. The number of data pairs vary depending on bandwidth requirement. When compared to the LVDS interface, subLVDS offers:

  • Lower common mode, at 0.9 V vs. 1.25 V of LVDS. SubLVDS is typically powered by 1.8 V supply, LVDS typically uses 2.5 V supply.
  • Lower differential swing, at +/- 150 mV vs. +/- 175 mV LVDS

Lattice’s SubLVDS CrossLink Family IP translates image sensor video streams to a pixel clock domain, which can be used to interface with other application interfaces such as MIPI DSI and others.


  • Supports four, six, eight or ten data lanes from an image sensor
  • Supports 10-bit (RAW10) or 12-bit (RAW12) pixel widths
  • Can generate XVS and XHS for image sensors operating in slave mode

Block Diagram


Quick Reference
SubLVDS Image Sensor Receiver Submodule IP
FPGA-IPUG-02023 1.1 5/10/2019 PDF 1.7 MB

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards


Complete Design Flows, High Ease of Use

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.