FIR Filter Generator

Highly configurable, multi-channel, and high-performance – The Lattice FIR (Finite Impulse Response) Filter IP core is a widely configurable, multi-channel FIR filter, implemented using high performance sysDSP™ blocks available in Lattice devices. In addition to single rate filters, the IP core also supports a range of polyphase decimation and interpolation filters. The utilization versus throughput trade-off can be controlled by specifying the multiplier multiplexing factor used for implementing the filter. The FIR Filter IP core supports as high as 256 channels, with each having up to 2048 taps.

Easily integrate FIR Filter into your design – This IP core reduces the effort required to integrate FIR Filters into developers’ FPGA designs. Using Clarity Designer or IPexpress tools in Lattice Diamond software, developers can easily configure and instantiate the IP core.

Features

  • Variable number of taps up to 2048
  • Input and coefficients widths of 4 to 32 bits
  • Multi-channel support for up to 256 channels
  • Configurable parallelism from fully parallel to serial
  • And more… (See full features list in the User Guide posted below)

Jump to

Block Diagram

Performance and Size

ECP51
Mode SLICEs LUTs Registers DSP Slices sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, multiplier multiplexing 64 129 248 222 4 2 211
1 channel, 32 taps, multiplier multiplexing 1 80 151 148 32 - 264
1 channel, 32 taps, multiplier multiplexing 4 260 239 482 10 8 177

1. Performance and utilization characteristics are generated targeting LFE5UM-85F-8BG756I using Lattice Diamond 3.10.2 and Synplify Pro F-2013.09L beta software. When using this IP core in a different density, speed, or grade within the ECP5 device family or in a different software version, performance may vary.

LatticeECP31
Mode SLICEs LUTs Registers DSP Slices sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, multiplier multiplexing 64 134 254 222 4 2 277
1 channel, 32 taps, multiplier multiplexing 1 84 155 148 32 - 207
1 channel, 32 taps, multiplier multiplexing 4 260 268 482 10 8 153

1. Performance and utilization characteristics are generated targeting an LFE3-150EA-6FN672C device using Lattice Diamond 3.10.2 and Synplify Pro D-2013.09L beta software. Performance may vary when using this IP core in a different density, speed or grade within the LatticeECP3 family or in a different software version.

LatticeECP2M1, 2
Mode SLICEs LUTs Registers 18x18 Multipliers sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, 1 multiplier 169 127 244 1 2 297
1 channel, 32 taps, 32 multipliers 417 268 806 32 - 283
1 channel, 32 taps, 8 multiplies 414 532 629 8 - 307

1. Performance and utilization data are generated targeting an LFE2M50E-7F672C device using Lattice Diamond 1.0 and Synplify Pro D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M/S family.

2. LatticeECP2M is supported by IP version 5.1 (and older) using Lattice Diamond 3.7 (and older).

LatticeECP21, 2
Mode SLICEs LUTs Registers 18x18 Multipliers sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, 1 multiplier 169 127 244 1 2 349
1 channel, 32 taps, 32 multipliers 417 268 806 32 - 235
1 channel, 32 taps, 8 multiplies 414 532 629 8 - 308

1. Performance and utilization data are generated targeting an LFE2-50E-7F672C device using Lattice Diamond 1.0 and Synplify Pro D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2/S family.

2. LatticeECP2 is supported by IP version 5.1 (and older) using Lattice Diamond 3.7 (and older).

LatticeECP1, 2
Mode SLICEs LUTs Registers 18x18 Multipliers sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, 1 multiplier 166 118 245 1 2 216
1 channel, 32 taps, 32 multipliers 415 264 806 32 - 180
1 channel, 32 taps, 8 multiplies 481 662 633 8 - 175

1. Performance and utilization data are generated targeting an LFECP33E-5F672C device using Lattice Diamond 1.0 and Synplify Pro D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP family.

2. LatticeECP is supported by IP version 5.1 (and older) using Lattice Diamond 3.7 (and older).

LatticeXP21
Mode SLICEs LUTs Registers 18x18 Multipliers sysMEM EBRs fMAX (MHz)
4 channels, 64 taps, multiplier multiplexing 64 105 204 165 1 1 197
1 channel, 32 taps, multiplier multiplexing 1 211 418 372 8 - 189
1 channel, 32 taps, multiplier multiplexing 4 159 272 304 2 8 207

1. Performance and utilization characteristics are generated targeting an LFXP2-40E-7F672C device using Lattice Diamond 3.10.2 and Synplify Pro D-2013.09L beta software. Performance may vary when using this IP core in a different density, speed or grade within the LatticeXP2 family or in a different software version.

Ordering Information

Family Part Numbers Description
ECP5 FIR-COMP-E5-U Single-Design License
ECP5 FIR-COMP-E5-UT Multi-Site License
LatticeECP3 FIR-COMP-E3-U4 Single-Design License
LatticeECP3 FIR-COMP-E3-UT4 Multi-Site License
LatticeECP2M FIR-COMP-PM-U4 Single-Design License
LatticeECP2M FIR-COMP-PM-UT4 Multi-Site License
LatticeECP2 FIR-COMP-P2-U4 Single-Design License
LatticeECP2 FIR-COMP-P2-UT4 Multi-Site License
LatticeECP FIR-COMP-E2-U4 Single-Design License
LatticeECP FIR-COMP-E2-UT4 Multi-Site License
LatticeXP2 FIR-COMP-X2-U4 Single-Design License
LatticeXP2 FIR-COMP-X2-UT4 Multi-Site License

IP Version: 6.0 (for ECP5, LatticeECP3, LatticeXP2).

IP Version: 5.1 (for LatticeECP2M, LatticeECP2, LatticeECP).

Evaluate: To download a full evaluation version of this IP for ECP5 devices, go to the Clarity Designer tool and click the Lattice IP Server tab in the window. For all other devices, go to the IPexpress tool and click the IP Server button in the toolbar. All LatticeCORE IP modules available for download are visible in the IP Server window. Please note that the evaluation bitstream generated will have timeout logic present unless a license for the IP is purchased. Timeout logic allows the IP to run on hardware for a limited time (approximately four hours) without requiring an IP license.

Purchase: To find out how to purchase the IP Core, please contact your local Lattice distributor or sales representative.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
FIR Filter IP Core User Guide
FPGA-IPUG-02043 1.5 6/28/2018 PDF 1.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
The FPGA as a Flexible and Low-Cost Digital Solution for Wireless Base Stations
3/1/2007 PDF 384.9 KB


Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.