## Contents

**Quick Start**  
Software Confidence Test  

**Hardware**  
Block Diagram  
Functional Description  
Power  
Connectors  
  J1 - 26-pin dual-row Raspberry Pi connector  
  J2 - 26-pin dual-row expansion connector  
  J3 - 8-pin single-row expansion connector  
  J4 - 13-pin single-row expansion connector  
Test Points  
Dimensions  

**Firmware**  
Directory Structure  
  Configuration  
flasher  
flashctl  
Simulating  
Compiling  

**Software**  
Raspberry Pi Setup  
Software Installation  
Directory Structure  
C/C++ shared library  
Python Programs  
pifind.py  
pifload.py  
pifweb.py  

**Schematic**  

**Legal Stuff**  
The Design
This is the documentation for Bugblat's Raspberry Pi FPGA board - the pif board.

Your pif board comes with a small application already installed - it flashes the onboard LEDs in antiphase.

So all you need to do is plug your pif board into your Pi and the LEDs should start doing what LEDs do best.

**Software Confidence Test**

You can verify the software by flipping the pif board's configuration firmware from the flasher build, where the LEDs light up in antiphase, to the flashctl configuration, where the LEDs light up in phase.

The Software page shows you how to enable I2C and SPI access on your Raspberry Pi, and how to download the software.

Then change to the software directory and load the flashctl configuration. If you have a pif-1200, the command line is:

```
sudo python pifload.py ../firmware/1200/flashctl/syn/pif_flashctl.jed
```

If you have a pif-7000, the command line is:

```
sudo python pifload.py ../firmware/7000/flashctl/syn/pif_flashctl.jed
```
Hardware

The key components of the Bugblat pif board are

• XO2: a Lattice Semiconductor MachXO2 FPGA (details at Lattice)
• MCP23008: a Microchip I2C port expander (details at Microchip).

A pif-1200 uses an XO2-1200HC FPGA and a pif-7000 uses an XO2-7000HC FPGA. The 1200HC FPGA contains 1280 four-input lookup tables (LUTs), the 7000HC FPGA contains 6864 LUTs. The 7000HC part also has more on-chip memory and a second PLL. More LUTs means that a more complex design can be fitted into the FPGA.

The MCP23008 is an 8-bit I/O expander that sits on the Raspberry Pi's I2C bus and drives the XO2's control pins. The Raspberry Pi expansion bus does not have an abundance of pins, so it makes sense to control low-activity pins in this way. The MCP23008 drives the following XO2 pins:
• JTAGENn. This pin lets your application use the XO2 JTAG port pins when it is high, reverting the pins to JTAG usage when it is low.

• JTAG I/O, four pins.
  • the FPGA PROGn, INITn, and DONE pins.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>GP0</td>
<td>FPGA pin 137, TDO</td>
</tr>
<tr>
<td>10</td>
<td>GP1</td>
<td>FPGA pin 136, TDI</td>
</tr>
<tr>
<td>11</td>
<td>GP2</td>
<td>FPGA pin 131, TCK</td>
</tr>
<tr>
<td>12</td>
<td>GP3</td>
<td>FPGA pin 130, TMS</td>
</tr>
<tr>
<td>13</td>
<td>GP4</td>
<td>FPGA pin 120, JTAGENn</td>
</tr>
<tr>
<td>14</td>
<td>GP5</td>
<td>FPGA pin 119, PROGn and test point TP1</td>
</tr>
<tr>
<td>15</td>
<td>GP6</td>
<td>FPGA pin 110, INITn</td>
</tr>
<tr>
<td>16</td>
<td>GP7</td>
<td>FPGA pin 109, DONE</td>
</tr>
</tbody>
</table>

**Power**

The XO2 runs at 3.3V, provided by an on-board regulator connected to the Raspberry Pi’s 5V pins. There is no connection to the Raspberry Pi’s low-current 3.3V pins.

Regulated 3.3V is also routed to J2, but should only be used for minimal loads. For higher loads, the raw 5V from the Raspberry Pi connector is fed out to J2 and you can use this to derive more current at 3.3V. But notice, and this is **very important**, that the pins on the XO2 can tolerate **3.3V only. XO2 I/O pins can not tolerate 5V.**

So the standard hookup is this:

• 5V comes in from the Raspberry Pi
• an on-board regulator drops the 5V to 3.3V
• both the 5V and the 3.3V are fed to expansion connector pins

**Connectors**

**J1 - 26-pin dual-row Raspberry Pi connector**

Pin 1 is indicated by a square pad. As is standard, this connector has 13 rows, with two pins in each row. The pins in the first row are numbered 1 and 2, the pins in the second row are numbered 3 and 4, and so on. This is different to the traditional numbering scheme for integrated circuits.

The I2C bus runs from the Raspberry Pi to the FPGA and the MCP23008, and also to matching pins on J3. The I2C lines (SCL and SDA) are pulled up on the Raspberry Pi board. The FPGA can also be configured to source a secondary I2C bus.

The SPI bus runs from the Raspberry Pi to the FPGA and to matching pins on J3. The Raspberry Pi sources two SPI Slave Select signals. CE0 is connected to the FPGA Sn pin and is the SPI select signal for configuration. CE1 is connected to FPGA pad 3 and is the SPI select signal for user logic.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>no connection</td>
</tr>
<tr>
<td>2</td>
<td>5V input from the Pi</td>
</tr>
<tr>
<td>3</td>
<td>I2C SDA - FPGA pin 125 and J2 pin 3.</td>
</tr>
<tr>
<td>4</td>
<td>5V input from the Pi</td>
</tr>
<tr>
<td>5</td>
<td>I2C SCL - FPGA pin 126 and J2 pin 5</td>
</tr>
</tbody>
</table>
## Connectors

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>Ground</td>
</tr>
<tr>
<td>7</td>
<td>Raspberry Pi clock - FPGA pin 128</td>
</tr>
<tr>
<td>8</td>
<td>GPIO14 - FPGA pin 32</td>
</tr>
<tr>
<td>9</td>
<td>Ground</td>
</tr>
<tr>
<td>10</td>
<td>GPIO15 - FPGA pin 27</td>
</tr>
<tr>
<td>11</td>
<td>GPIO17 - FPGA pin 25</td>
</tr>
<tr>
<td>12</td>
<td>GPIO18 - FPGA pin 23</td>
</tr>
<tr>
<td>13</td>
<td>GPIO27 - FPGA pin 20</td>
</tr>
<tr>
<td>14</td>
<td>Ground</td>
</tr>
<tr>
<td>15</td>
<td>GPIO22 - FPGA pin 19</td>
</tr>
<tr>
<td>16</td>
<td>GPIO23 - FPGA pin 13</td>
</tr>
<tr>
<td>17</td>
<td>no connection</td>
</tr>
<tr>
<td>18</td>
<td>GPIO24 - FPGA pin 11</td>
</tr>
<tr>
<td>19</td>
<td>SPI MOSI - FPGA pin 71 and J2 pin 19</td>
</tr>
<tr>
<td>20</td>
<td>Ground</td>
</tr>
<tr>
<td>21</td>
<td>SPI MISO - FPGA pin 45 and J2 pin 21</td>
</tr>
<tr>
<td>22</td>
<td>GPIO25 - FPGA pin 9</td>
</tr>
<tr>
<td>23</td>
<td>SPI SCK - FPGA pin 44 and J2 pin 23</td>
</tr>
<tr>
<td>24</td>
<td>SPI CE0 - FPGA pin 70</td>
</tr>
<tr>
<td>25</td>
<td>Ground</td>
</tr>
<tr>
<td>26</td>
<td>SPI CE1 - FPGA pin 3</td>
</tr>
</tbody>
</table>

**J2 - 26-pin dual-row expansion connector**

Pin 1 is indicated by a square pad. The pin numbering scheme is the same as for J1.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3.3V output, 100mA maximum on the 3.3V pins together</td>
</tr>
<tr>
<td>2</td>
<td>5V output, from the Pi</td>
</tr>
<tr>
<td>3</td>
<td>I2C SDA - FPGA pin 125 and J1 pin 3</td>
</tr>
<tr>
<td>4</td>
<td>5V output, from the Pi</td>
</tr>
<tr>
<td>5</td>
<td>I2C SCL - FPGA pin 126 and J1 pin 5</td>
</tr>
<tr>
<td>6</td>
<td>Ground</td>
</tr>
<tr>
<td>7</td>
<td>XCLK - FPGA pin 34</td>
</tr>
<tr>
<td>8</td>
<td>XIO14 - FPGA pin 33</td>
</tr>
<tr>
<td>9</td>
<td>Ground</td>
</tr>
<tr>
<td>10</td>
<td>XIO15 - FPGA pin 28</td>
</tr>
<tr>
<td>11</td>
<td>XIO17 - FPGA pin 26</td>
</tr>
<tr>
<td>12</td>
<td>XIO18 - FPGA pin 24</td>
</tr>
<tr>
<td>13</td>
<td>XIO27 - FPGA pin 22</td>
</tr>
<tr>
<td>14</td>
<td>Ground</td>
</tr>
<tr>
<td>15</td>
<td>XIO22 - FPGA pin 21</td>
</tr>
</tbody>
</table>
Connectors

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>XIO23 - FPGA pin 14</td>
</tr>
<tr>
<td>17</td>
<td>3.3V output, 100mA maximum on the 3.3V pins together</td>
</tr>
<tr>
<td>18</td>
<td>XIO24 - FPGA pin 12</td>
</tr>
<tr>
<td>19</td>
<td>SPI MOSI - FPGA pin 71 and J1 pin 19</td>
</tr>
<tr>
<td>20</td>
<td>Ground</td>
</tr>
<tr>
<td>21</td>
<td>SPI MISO - FPGA pin 45 and J1 pin 21</td>
</tr>
<tr>
<td>22</td>
<td>XIO25 - FPGA pin 10</td>
</tr>
<tr>
<td>23</td>
<td>SPI SCLK - FPGA pin 44 and J1 pin 23</td>
</tr>
<tr>
<td>24</td>
<td>XCE0 - FPGA pin 6</td>
</tr>
<tr>
<td>25</td>
<td>Ground</td>
</tr>
<tr>
<td>26</td>
<td>XCE1 - FPGA pin 4</td>
</tr>
</tbody>
</table>

**J3 - 8-pin single-row expansion connector**

Pin 1 is indicated by a square pad.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FPGA pin 38</td>
</tr>
<tr>
<td>2</td>
<td>FPGA pin 42</td>
</tr>
<tr>
<td>3</td>
<td>FPGA pin 47</td>
</tr>
<tr>
<td>4</td>
<td>FPGA pin 49</td>
</tr>
<tr>
<td>5</td>
<td>Ground</td>
</tr>
<tr>
<td>6</td>
<td>FPGA pin 59</td>
</tr>
<tr>
<td>7</td>
<td>FPGA pin 61</td>
</tr>
<tr>
<td>8</td>
<td>FPGA pin 65</td>
</tr>
</tbody>
</table>

**J4 - 13-pin single-row expansion connector**

Pin 1 is indicated by a square pad.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FPGA pin 74</td>
</tr>
<tr>
<td>2</td>
<td>FPGA pin 76</td>
</tr>
<tr>
<td>3</td>
<td>FPGA pin 82</td>
</tr>
<tr>
<td>4</td>
<td>FPGA pin 84</td>
</tr>
<tr>
<td>5</td>
<td>Ground</td>
</tr>
<tr>
<td>6</td>
<td>3.3V output, 100mA maximum on the 3.3V pins together</td>
</tr>
<tr>
<td>7</td>
<td>FPGA pin 92</td>
</tr>
<tr>
<td>8</td>
<td>FPGA pin 94</td>
</tr>
<tr>
<td>9</td>
<td>FPGA pin 98</td>
</tr>
<tr>
<td>10</td>
<td>FPGA pin 100</td>
</tr>
<tr>
<td>11</td>
<td>Ground</td>
</tr>
<tr>
<td>12</td>
<td>FPGA pin 105</td>
</tr>
<tr>
<td>13</td>
<td>FPGA pin 107</td>
</tr>
</tbody>
</table>
### Test Points

There is one test point on a piF board:

- TP1 is connected to GP5 on the MCP23008 and to PROGn on the FPGA (pin 119).

### Dimensions

- **Length:** 48.3mm (1.9 inch)
- **Width:** 38.1mm (1.5 inch)
- **Thickness:** standard 1.6mm PCB, plus 1.3mm components, plus the Raspberry Pi connector
- **Weight:** almost nothing
These example VHDL firmware programs are supplied with a pif board:

1. `flasher.vhd` is a simple program that alternately flashes the red and green LEDs.
2. `flashctl.vhd` also flashes the LEDs, but in this case the flash pattern can be controlled by an external computer.

Directory Structure

- **firmware**
  - 1200
    - flasher
    - flashctl
  - 7000
    - flasher
    - flashctl
  - common

There are separate directory trees for a pif-1200 and a pif-7000. With one exception (see the Configuration section) HDL code is in the common directory.

It could be a useful precaution to hide or rename the directory for the board you do not have. For instance, if you have a pif-1200, you could rename the 7000 directory to 7000x.

Configuration

Designs are configured for the XO2-1200HC and the XO2-7000HC FPGAs via the `pifcfg` package in `pifcfg.vhd` files in the 1200 and 7000 directories. For example:

```vhd
-- pifcfg.vhd, 1200 version
--
-- Initial entry: 01-Jul-13 te
-- non-common definitions to personalise the pif implementations
--
library ieee;                   use ieee.std_logic_1164.all;

package pifcfg is
  -- pif1200/7000 = 41h/42h = A/B
  constant PIF_ID : std_logic_vector(7 downto 0) := x"41"; -- 'A'
  constant XO2_DENSITY : string := "1200L";
end package pifcfg;

package body pifcfg is
end package body pifcfg;
```

Additional constants and functions can be added as a design requires. Usually the simplest practice is to define a constant in `pifcfg.vhd` and use the constant to determine properties in a lower module. For instance, a lower level module could include something like:

```vhd
function myParameter(density: string) return integer is
begin
  if density="1200L" then
    return 1;
  end if;
end function;
```
else
    return 3;
end if;
end;

Overall configuration definitions and useful constants are defined in the `defs` module `pifdefs.vhd` in the `common` directory. A small snip of this file is:

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.pifcfg.all;

package defs is

    -- save lots of typing
    subtype slv2 is std_logic_vector(1 downto 0);
    subtype slv3 is std_logic_vector(2 downto 0);
    subtype slv4 is std_logic_vector(3 downto 0);
    subtype slv5 is std_logic_vector(4 downto 0);
    subtype slv6 is std_logic_vector(5 downto 0);
    subtype slv7 is std_logic_vector(6 downto 0);
    subtype slv8 is std_logic_vector(7 downto 0);
    subtype slv16 is std_logic_vector(15 downto 0);
    subtype slv32 is std_logic_vector(31 downto 0);

    constant ID             : std_logic_vector(7 downto 0) := PIF_ID;
    constant DEVICE_DENSITY : string := XO2_DENSITY;

    constant A_ADDR         : slv2 := "00";
    constant D_ADDR         : slv2 := "01";

    constant I2C_TYPE_BITS  : integer := 2;
    constant I2C_DATA_BITS  : integer := 6;

pif.lpf in the `common` directory is shared by all designs. In the main it defines the pinout of the FPGA.

### flasher

`flasher` is a straightforward design. It uses the FPGA's built in oscillator to drive PWM patterns to the on-board red and green LEDs. The LEDs are driven in antiphase.

The built in oscillator can be set to a variety of frequencies. We choose 26.6MHz, a frequency which is useful in more complex designs.

`flasher.vhd` is a wrapper, the main work is done in `piffla.vhd`.

### flashctl

`flashctl` is more complex than `flasher` - it can be controlled from the Raspberry Pi.

As before `piffla.vhd` generates antiphase LED pulses. However, the pulse stream fed to the FPGA I/Os is controlled by a register that can be written to or read from via the I2C bus.

This is how it works. The i2c stream from the Raspberry Pi is wired up to a hard coded `embedded function block` (EFB) in the FPGA.

The FPGA EFB implements:

- two i2c cores, a primary core and a secondary core
• one SPI core
• one 16-bit timer/counter
• an interface to on-chip flash memory which includes:
  • user flash memory (UFM)
  • configuration logic flash memory
• an interface to dynamic PLL settings
• an interface to the on-chip power controller

The EFB is exhaustively documented in the XO2 handbook which can be downloaded from the Lattice web site.

Our i2c stream is connected to the EFB’s primary i2c core. The other side of the the EFB presents a Wishbone interface to FPGA internal logic and that is the interface we use to control our logic.

The Wishbone interface is easily handled by a state machine, as seen in pifwb.vhd. This state machine listens to events on the Wishbone interface, and generates a minimal internal address and data bus. Here is the definition of the incoming address and data bus, extracted from pifdefs.vhd:

```vhdl
type XIrec is record
   -- write data for regs
   PWr         : boolean;      -- registered single-clock write strobe
   PRWA        : TXA;          -- registered incoming addr bus
   PRdFinished : boolean;      -- registered in clock PRDn goes off
   PRdSubA     : TXSubA;       -- read sub-address
   PD          : TwrData;      -- registered incoming data bus
end record XIrec;
```

pifctl.vhd listens to this bus, writes values into registers, and reads values from registers.

Here is an example of writing to a register on a pif board:

1. the Raspberry Pi executes an i2c write to send the data over i2c to the FPGA's EFB
2. the FPGA state machine detects data available on the Wishbone interface, reads in the data and generates a write strobe
3. pifctl.vhd, or other application, logic detects the write strobe, checks for an address match, and loads the data into an internal register

So where does the internal address come from? This design splits incoming bytes into a two bit type field and a six bit data field. The type field can indicate an A byte or a D byte. If it is an A byte, the data field is loaded into an address register, with the six bit field allowing up to 64 addresses. If it is a D byte, the six bit data field and a write strobe go out over the internal data bus.

Reading from a register is simpler. Read data is always eight bits, there is no need for an address field in readback data. The address register is loaded just the same as for a write. A read subaddress is cleared to zero at the same time the address is written. The subaddress is incremented with every read.

Assuming the address has already been loaded, here is an example of reading from a register on a pif board:

1. the Raspberry Pi executes an i2c read of the FPGA's EFB
2. the FPGA state machine detects data required on the Wishbone interface. It writes the register data to the wishbone interface, generates a read finished internal strobe, and increments the subaddress
3. the Raspberry Pi picks up the data from i2c

Simulating

Most of the design time with HDLs is spent in a simulator. flashctl_tb in the common directory is a simulation testbed.
Compiling

The *Lattice Diamond* system compiles HDL files to JEDEC bit streams. There are many paths for injecting the JEDEC data into a pif FPGA, but the documentation can be confusing. The official route is via the `ispUFW` and `ispVM` system.

Since a pif board is a single chip system, we can use a simple solution - the Lattice Diamond JEDEC can be loaded directly into a pif FPGA via the `pifload.py` script.
Software

The software supplied with a pif board supports

- finding the pif board in your system
- loading a configuration into the pif board
- interacting with the pif board via a web/HTML front end

Low level functions are supplied as C/C++ programs, high level functions are in Python.

Raspberry Pi Setup

Setting up your Raspberry Pi for GPIO access, I2C, and SPI is covered by many articles on the web so we will only give a brief summary for the Raspberry Pi Model B. Check on the net if you have a Model A.

Provided you have /etc/modprobe.d/raspi-blacklist.conf, you will need to remove the I2C and SPI blacklisting. Start up an editor, for instance **nano**:

```bash
sudo nano /etc/modprobe.d/raspi-blacklist.conf
```

then comment out these lines by putting a # at the start of each line:

```bash
blacklist spi-bcm2708
blacklist i2c-bcm2708
```

Add the I2C kernel modules by editing /etc/modules:

```bash
sudo nano /etc/modules
```

and insert two lines at the end of the file:

```bash
i2c-bcm2708
i2c-dev
```

then reboot (sudo reboot).

Download the i2ctools utility:

```bash
sudo apt-get install python-smbus
sudo apt-get install i2c-tools
```

and check that the pi board is visible:

```bash
sudo i2cdetect -y 1
```

With the **pif_flasher** configuration loaded you should see this:

<table>
<thead>
<tr>
<th>00:</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>00:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>70:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

And with the **pif_flashctl** configuration loaded you should see this:

<table>
<thead>
<tr>
<th>00:</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>00:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40:</td>
<td>40</td>
<td>41</td>
<td>42</td>
<td>43</td>
<td>44</td>
<td>45</td>
<td>46</td>
<td>47</td>
<td>48</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

11
20h is the I2C address for the pif’s MCP23008, 40h is the XO2’s I2C configuration address, 41h is the XO2’s I2C user-level slave address, and 43h is the XO2’s I2C state machine reset address.

The standard pif software reloads the XO2 FPGA configuration flash via an SPI configuration port, but the I2C configuration port is still active until it is explicitly disabled.

Software Installation

The software can be downloaded from http://www.bugblat.com/products/pif/pif.zip. Midori, the default browser on Raspbian, will download to your home directory.

Alternatively you can download a Git repo: https://github.com/bugblat/pif

Directory Structure

- src
- static
- templates

C/C++ shared library

To control your pif board you need to

- access the Raspberry Pi SPI and I2C pins
- control the pif’s onboard MCP23008
- control the pif’s FPGA

To ease this task we provide shared library - libpif.so. libpif is written in C++, with a C wrapper so that it can interface easily to scripting languages such as Python. The source files are in the src directory. The interface is defined in the pifwrap.h file.

For SPI and I2C access on the Raspberry Pi, we use Mike McCauley’s BCM2835 GPIO library.

To compile and install libpif.so you need to change to the software/src directory and enter the usual recipe:

```
make
sudo make install
```

The software/src directory includes a precompiled libpif.so file - you can run the Python software even if the compiler tools for C/C++ are missing from your system. You still need to run the install step (sudo make install) if you use the precompiled libpif.so.

We use the ctypes package for the interface between libpif.so and Python scripts.

Python Programs

All the Python programs are provided as uncompiled files. Because they access SPI and I2C GPIO pins, they must be run with root privileges, most easily via the sudo command. For example:

```
sudo python piffind.py
```

piffind.py

This program scans the SPI bus. Here is the output from a run on my computer:
### pifload.py

This program takes a configuration JEDEC file as input. It then

1. searches for a pif board
2. clears the pif's FPGA flash memory
3. loads the new configuration data into the flash memory
4. reinitializes the FPGA.

For example, with this command line:

```
sudo python pifload.py pif_flasher.jed
```

this is the output from a run on my computer (the line starting `programming` has been shortened):

```
============== hello ==================
Configuration file is pif_flasher.jed
Using pif library version: libpif,Aug 2 2013,12:36:53
XO2 Device ID: 012bd043 - device is an XO2-7000HC
XO2 Trace ID: 00.44.30.96 .43.04.22.09
XO2 usercode from Flash: 00.00.00.00
XO2 usercode from SRAM: 50.49.46.30
JEDEC file is pif_flasher.jed
starting to read JEDEC file
first configuration data line: 23
... ... ...
last configuration data line: 1591
1569 frames
finished reading JEDEC file
erasing configuration flash ... erased
programming configuration flash ... ....................... programmed
transferring ...
configuration finished.
============== bye ===============
```

### pifweb.py

This program implements browser control of the flashctl configuration in a pif board. You need to have installed Aaron Swartz' `web.py` script:

```
sudo apt-get install python-webpy
```

There are several parts:

- `pifweb.py` uses `web.py` to
  - start a web server
  - serve up the application web page
  - listen for `GET` and `POST` commands from the web page
  - communicate with the pif board
  - send replies to the web page
- the content of the HTML that is generated is governed by index.html, layout.html, header.html, and footer.html in the templates directory
- the appearance of the HTML is governed by style.css in the static directory

Make sure you have loaded the flashctl configuration in your pif board, for example via this command line:

```
sudo python pifload.py pif_flashctl.jed
```

Start the program in a command window:

```
sudo python pifweb.py
```

Then point your browser at localhost:8080. This is what my browser shows:
Note that there are three Do Not Fit sites on the board:

- R1 and R2 will accept 0402 components and could be used for pullups to 3.3V. In normal usage, these sites should not be populated - the Raspberry Pi provides I2C pullups.
- U4 will accept a DFN8 package, typically a CAT34C02 I2C EEPROM.
Legal Stuff

This is a board for inquisitive minds with a basic understanding of electronics. You know what that means.

Since the board is not a completed product it may not meet all the regulatory and safety compliance standards which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the the board will not result in any property damage or injury or death, even if the the board should fail to perform as described or expected.

The Design

The design materials referred to in this document are not supported and do not constitute a reference design.

To the extent permitted by applicable law there is no warranty for the design materials. Except when otherwise stated in writing the copyright holders and/or other parties provide the design materials as is without warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The entire risk as to the quality and performance of the design materials is with you. Should the design materials prove defective, you assume the cost of all necessary servicing, repair or correction.

This board was designed as an evaluation and development tool. It was not designed with any other application in mind. As such, these design materials may or may not be suitable for any other purposes. If any design material is used it becomes your responsibility as to whether it meets your specific needs or the needs of your specific applications and the design material may require changes to meet your requirements.