Lattice Embedded Vision Development Kit

User Guide

FPGA-UG-0215 Version 1.3

November 2018
Contents

Acronyms in This Document .............................................................................................................. 4
1. Introduction .................................................................................................................................. 5
2. Functional Description .................................................................................................................. 6
   2.1. CrossLink ............................................................................................................................... 6
   2.2. ECP5 ...................................................................................................................................... 7
   2.3. SiI136 ..................................................................................................................................... 7
3. Demo Requirements ....................................................................................................................... 8
   3.1. CrossLink VIP Input Bridge Board ......................................................................................... 9
   3.2. ECP5 VIP Processor Board .................................................................................................... 11
   3.3. HDMI VIP Output Bridge Board ............................................................................................ 13
4. Jumper Settings ............................................................................................................................. 15
5. Demo Procedure ........................................................................................................................... 15
6. Demo Package Directory Structure .............................................................................................. 16
7. Pinout Information ....................................................................................................................... 17
   7.1. CrossLink ............................................................................................................................... 17
   7.2. ECP5 ...................................................................................................................................... 18
8. Ordering Information .................................................................................................................... 19
References .......................................................................................................................................... 20
Technical Support ............................................................................................................................. 20
Appendix A. Lattice Embedded Vision Development Kit Setup ................................................................ 21
Appendix B. Programming the Lattice Embedded Vision Development Kit ........................................... 22
   Using Diamond Programmer with the EVDK ................................................................................ 22
   ECP5 SPI Flash Programming ....................................................................................................... 22
      Erasing the ECP5 Prior to Reprogramming ............................................................................... 22
      Programming the SPI on the ECP5 VIP Processor Board ......................................................... 23
   CrossLink SPI Flash Programming ............................................................................................... 26
      Erasing the CrossLink FPGA Prior to Reprogramming ............................................................. 26
      Programming the SPI on the CrossLink VIP Input Bridge Board .............................................. 27
   Troubleshooting CrossLink VIP Input Bridge Board Programming ............................................. 28
Revision History ............................................................................................................................... 29
Figures
Figure 2.1. 2:1 MIPI CSI-2 to HDMI Bridge System Diagram ................................................................. 6
Figure 2.2. CrossLink Functional Block Diagram ................................................................................. 6
Figure 2.3. ECP5 Functional Block Diagram ....................................................................................... 7
Figure 2.4. Si1136 Functional Block Diagram ..................................................................................... 7
Figure 3.1. Dual Camera to HDMI Setup ............................................................................................. 8
Figure 3.2. Top and Bottom View of CrossLink VIP Input Bridge Board ............................................. 10
Figure 3.3. Top and Bottom View of ECP5 VIP Processor Board ........................................................ 12
Figure 3.4. Top and Bottom View of HDMI VIP Output Board ........................................................... 14
Figure 5.1. Dual Camera Merged Image ............................................................................................... 15
Figure B.1. Create a New Blank Project ............................................................................................... 22
Figure B.2. Selecting Device ................................................................................................................. 23
Figure B.3. Device Operation ............................................................................................................... 23
Figure B.4. Device Properties .............................................................................................................. 24
Figure B.5. Output Console ................................................................................................................. 25
Figure B.6. Select Device ..................................................................................................................... 26
Figure B.7. Device Operation ............................................................................................................... 26
Figure B.8. Device Properties .............................................................................................................. 27
Figure B.9. Output Console ................................................................................................................. 28

Tables
Table 4.1. CrossLink VIP Input Bridge Board ....................................................................................... 15
Table 4.2. ECP5 VIP Processor Board ................................................................................................ 15
Table 7.1. CrossLink Pinouts ............................................................................................................... 17
Table 7.2. ECP5 Pinouts ...................................................................................................................... 18
Table 8.1. Ordering Information ........................................................................................................ 19
Table B.1. SPI Flash Options Selection Guide ................................................................................... 24
Table B.2. SPI Flash Options Selection Guide ................................................................................... 27
### Acronyms in This Document

A list of acronyms used in this document.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSI</td>
<td>Camera Serial Interface</td>
</tr>
<tr>
<td>EVDK</td>
<td>Embedded Vision Development Kit</td>
</tr>
<tr>
<td>GPIO</td>
<td>General Purpose Input/Output</td>
</tr>
<tr>
<td>HDMI</td>
<td>High Definition Multimedia Interface</td>
</tr>
<tr>
<td>I²C</td>
<td>Inter-Integrated Circuit</td>
</tr>
<tr>
<td>MIPI</td>
<td>Mobile Industry Processing Interface</td>
</tr>
<tr>
<td>VIP</td>
<td>Video Interface Platform</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
</tbody>
</table>
1. Introduction

This document describes the design and setup procedure for the Lattice Embedded Vision Development Kit (EVDK) to demonstrate dual CSI-2 camera to High Definition Multimedia Interface (HDMI®) bridging that features the CrossLink™, FPGA, ECP5™ FPGA and SiI1136 transmitter devices.

Figure 2.1 shows the Lattice Embedded Vision Development Kit that is designed as a stackable modular architecture with 80 mm x 80 mm form factor. The Lattice Embedded Vision Development Kit consists of three boards:

- CrossLink Video Interface Platform (VIP) Input Bridge Board
- ECP5 VIP Processor Board
- HDMI VIP Output Bridge Board

The figures shown in this document are of the Revision C version of the Embedded Vision Development Kit, for earlier versions refer to the individual evaluation board’s user guide. For more information on Embedded Vision Development Kit, visit www.latticesemi.com/en/Products/DevelopmentBoardsAndKits/EmbeddedVisionDevelopmentKit.aspx
2. Functional Description

The dual camera Mobile Industry Processing Interface (MIPI®) CSI-2 to HDMI demo uses a Sony IMX214 camera to output 1080p video over four MIPI data lanes, each running at 371.25 Mb/s. CrossLink VIP input bridge board receives the MIPI video stream from onboard camera sensor and extracts the video pixels. These video pixels from two cameras are merged side by side and the combined image data is transmitted to ECP5 in the form of parallel CMOS interface on the ECP5 video processor board through board-to-board connectors.

The ECP5 FPGA processes the merged sensor image and sends processed parallel image data to the Sil1136 HDMI transmitter on the HDMI VIP output bridge board through board to board connectors. The Sil1136 chip transmits the video data via HDMI to the 1080p display.

![System Diagram](image)

**Figure 2.1. 2:1 MIPI CSI-2 to HDMI Bridge System Diagram**

2.1. CrossLink

The dual-camera-to-parallel design receives the serial, source-synchronous MIPI data from two MPI CSI-2 cameras, reserializes the serial data into bytes and extracts the control signal from MIPI data packets. The byte data is sent to Byte to Pixel module which converts the byte data into RAW10 data. The two streams of RAW data are sent to the Image merger logic which combines the parallel data from both data streams and sends it to the ECP5 board. The onboard CSI-2 cameras are configured through the i2C master interface on ECP5 VIP processor board. **Figure 2.2** shows the CrossLink functional block diagram.

![Diagram](image)

**Figure 2.2. CrossLink Functional Block Diagram**
2.2. ECP5

The ECP5 FPGA receives RAW10 data from CrossLink, does the fundamental image processing, and sends it to the HDMI board. Figure 2.3 shows the Lattice Programmable Image Processing Module. This module improves the quality of an image from a sensor by:

- **Auto Brightness** – The Auto Brightness module adjusts the intensity of incoming sensor data.
- **Debayer** – The Debayer converts the RAW10 Bayer data into separate red, green and blue pixels per clock cycle.
- **Color Space Converter** – Colors directly from an image sensor do not match the real world by default. The Color Space Converter matrix corrects this issue. There are gain and offset controls for each color, as well as the influence of one color on the other.
- **Gamma Correction** – Gamma Correction is a type of pre-distortion correction made to video frames to offset the non-linear behavior of display systems.

![Figure 2.3. ECP5 Functional Block Diagram](image)

2.3. SiI1136

Figure 2.4 shows the functional block diagram of the SiI1136 HDMI transmitter. This transmitter device is configured to output 1080p60 through the ECP5 I2C Master interface on ECP5 VIP processor board. It receives 36-bit RGB data and control signals from ECP5 and converts it to HDMI format that is displayed on the HDMI monitor.

![Figure 2.4. SiI1136 Functional Block Diagram](image)
3. Demo Requirements
The following equipment is required for the demo:

- LF-EVK1-EVN Demo Kit
- HDMI monitor
- HDMI cable
- DC power adapter (12 V)
- Laptop/PC
- Bit/JED file
- USB 2.0 Type A to Mini-B cable*
- Lattice Diamond® Programmer version 3.7 or higher*

*Note: Required only in re-programming.

Figure 3.1. Dual Camera to HDMI Setup
3.1. CrossLink VIP Input Bridge Board
Figure 3.2. Top and Bottom View of CrossLink VIP Input Bridge Board
3.2. ECP5 VIP Processor Board
Figure 3.3. Top and Bottom View of ECP5 VIP Processor Board
3.3. HDMI VIP Output Bridge Board
Figure 3.4. Top and Bottom View of HDMI VIP Output Board
4. Jumper Settings

Table 4.1. CrossLink VIP Input Bridge Board

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Description</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2</td>
<td>CrossLink SPI Chip Select</td>
<td>Short</td>
</tr>
<tr>
<td>J4</td>
<td>SPI Flash Chip Select</td>
<td>Short</td>
</tr>
<tr>
<td>J30</td>
<td>CRESETB selection</td>
<td>Open</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

All other headers should be kept open.

Table 4.2. ECP5 VIP Processor Board

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Description</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>J3</td>
<td>ECP5 Configuration Selection</td>
<td>Connect 1 and 2 and connect 5 and 6 (Master SPI)</td>
</tr>
<tr>
<td>J5</td>
<td>Bank 3 Voltage Selection</td>
<td>Connect 1 and 2 (3.3 V)</td>
</tr>
<tr>
<td>J6</td>
<td>Bank 1 Voltage Selection</td>
<td>Connect 1 and 2 (3.3 V)</td>
</tr>
<tr>
<td>J7</td>
<td>Bank 0 Voltage Selection</td>
<td>Connect 2 and 3 (3.3 V)</td>
</tr>
<tr>
<td>J9</td>
<td>Bank 8 Voltage Selection</td>
<td>Connect 1 and 2 (3.3 V)</td>
</tr>
<tr>
<td>J50</td>
<td>JTAG Daisy Chain</td>
<td>Connect 1 and 2 and connect 3 and 5 (ECP5 Only)</td>
</tr>
<tr>
<td>J51</td>
<td>Bank 4 Voltage Selection</td>
<td>Connect 1 and 2 (3.3 V)</td>
</tr>
<tr>
<td>J52</td>
<td>FTDI TCK Pull Up/Down</td>
<td>Connect 2 and 3 (JTAG)</td>
</tr>
<tr>
<td>J53</td>
<td>FTDI Reset</td>
<td>Connect 1 and 2 (Pulled High)</td>
</tr>
<tr>
<td>J55</td>
<td>Bank 2 Voltage</td>
<td>Connect 2 and 3 (3.3 V)</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

All other headers should be kept open.

5. Demo Procedure

To set up the demonstration:

1. Connect the ECP5 VIP processor board to the wall socket using 12 V power adapter.
2. Power up the demo kit by turning on SW2 on ECP5 VIP processor board.
3. Connect the HDMI cable from CN1 of HDMI VIP output board to the HDMI display/monitor. The monitor displays the dual camera merged image as shown in Figure 5.1.

![Figure 5.1. Dual Camera Merged Image](image-url)
6. Demo Package Directory Structure

The key files and directories are listed below:

- **Dual_CSI-2_Camera_to_HDMI_Bridge_Demo** (Main directory)
  - **CrossLink_DualCSI2toRaw10** (CrossLink design directory)
    - bitstream
    - DualCSI2toRaw10.bit (CrossLink bitstream)
    - source
    - DualCSI2toRaw10.ldf (CrossLink Diamond Project File)
    - DualCSI2toRaw10.lpf (CrossLink Project Settings File)
    - DualCSI2toRaw101.sty (CrossLink Project Strategy File)

- **ECP5_Raw10toParallel** (ECP5 design directory)
  - bitstream
    - Raw10toParallel.bit (ECP5 bitstream)
  - source
    - Raw10toParallel.ldf (ECP5 Diamond Project File)
    - Raw10toParallel.lpf (ECP5 Project Settings File)
    - Raw10toParallel1.sty (ECP5 Project Strategy File)
# 7. Pinout Information

## 7.1. CrossLink

Table 7.1 lists the CrossLink pinouts used for the demo.

<table>
<thead>
<tr>
<th><strong>Table 7.1. CrossLink Pinouts</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Port Name</strong></td>
</tr>
<tr>
<td>reset_n_i</td>
</tr>
</tbody>
</table>

**Camera Sensor Interface**

<table>
<thead>
<tr>
<th><strong>Port Name</strong></th>
<th><strong>Pin</strong></th>
<th><strong>Bank</strong></th>
<th><strong>Buffer Type</strong></th>
<th><strong>Site</strong></th>
<th><strong>Properties</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_p_i</td>
<td>A1</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_CKP</td>
<td>—</td>
</tr>
<tr>
<td>clk_n_i</td>
<td>A2</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_CKN</td>
<td>—</td>
</tr>
<tr>
<td>d0_p_i</td>
<td>B1</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN0</td>
<td>—</td>
</tr>
<tr>
<td>d0_n_i</td>
<td>B2</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN1</td>
<td>—</td>
</tr>
<tr>
<td>d1_p_i</td>
<td>A3</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN1</td>
<td>—</td>
</tr>
<tr>
<td>d1_n_i</td>
<td>B3</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN2</td>
<td>—</td>
</tr>
<tr>
<td>d2_p_i</td>
<td>C1</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN2</td>
<td>—</td>
</tr>
<tr>
<td>d2_n_i</td>
<td>C2</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY1_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d3_p_i</td>
<td>A4</td>
<td>61</td>
<td>DPHY_BIDI</td>
<td>DPHY0_CKP</td>
<td>—</td>
</tr>
<tr>
<td>d3_n_i</td>
<td>A8</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN1</td>
<td>—</td>
</tr>
<tr>
<td>d0_p_i_s</td>
<td>B7</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN0</td>
<td>—</td>
</tr>
<tr>
<td>d0_n_i_s</td>
<td>A7</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN2</td>
<td>—</td>
</tr>
<tr>
<td>d1_p_i_s</td>
<td>B8</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d1_n_i_s</td>
<td>B9</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d2_p_i_s</td>
<td>B6</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d2_n_i_s</td>
<td>A6</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d3_p_i_s</td>
<td>C8</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
<tr>
<td>d3_n_i_s</td>
<td>C9</td>
<td>60</td>
<td>DPHY_BIDI</td>
<td>DPHY0_DN3</td>
<td>—</td>
</tr>
</tbody>
</table>

**ECP5 Interface**

<table>
<thead>
<tr>
<th><strong>Port Name</strong></th>
<th><strong>Pin</strong></th>
<th><strong>Bank</strong></th>
<th><strong>Buffer Type</strong></th>
<th><strong>Site</strong></th>
<th><strong>Properties</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>pixel_clk</td>
<td>J6</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PB29C</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>fv</td>
<td>J3</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PB43C</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>lv</td>
<td>H3</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PB43D</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[0]</td>
<td>F9</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB2A</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[1]</td>
<td>F8</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB2B</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[4]</td>
<td>E9</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB6A</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[5]</td>
<td>E8</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB6B</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[7]</td>
<td>H8</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB6D</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[8]</td>
<td>F7</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB12A</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
<tr>
<td>pixdata[9]</td>
<td>E7</td>
<td>2</td>
<td>LVCMOS33_OUT</td>
<td>PB12B</td>
<td>Drive: 6 mA, Clamp: On</td>
</tr>
</tbody>
</table>
### 7.2. ECP

Table 7.2 lists the ECP5 pinouts used for the demo.

#### Table 7.2. ECP5 Pinouts

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Pin</th>
<th>Bank</th>
<th>Buffer Type</th>
<th>Site</th>
<th>Properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>E17</td>
<td>1</td>
<td>LVCMOS33_IN</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>reset_n</td>
<td>AH1</td>
<td>8</td>
<td>LVCMOS33_IN</td>
<td>PB4B</td>
<td>Pull: Down, Clamp: On, Hysteresis: On</td>
</tr>
<tr>
<td>q</td>
<td>AG30</td>
<td>4</td>
<td>LVCMOS33_OUT</td>
<td>PB114B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
</tbody>
</table>

**CrossLink Interface**

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Pin</th>
<th>Bank</th>
<th>Buffer Type</th>
<th>Site</th>
<th>Properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSI2_sens_clk</td>
<td>P27</td>
<td>2</td>
<td>LVCMOS33_IN</td>
<td>PR44C</td>
<td>Pull: Down, Clamp: On, Hysteresis: On</td>
</tr>
<tr>
<td>CSI2_sens_fv</td>
<td>K27</td>
<td>2</td>
<td>LVCMOS33_IN</td>
<td>PR38A</td>
<td>Pull: Down, Clamp: On, Hysteresis: On</td>
</tr>
<tr>
<td>CSI2_sens_lv</td>
<td>K26</td>
<td>2</td>
<td>LVCMOS33_IN</td>
<td>PR38B</td>
<td>Pull: Down, Clamp: On, Hysteresis: On</td>
</tr>
<tr>
<td>CSI2_sens_data[0]</td>
<td>A13</td>
<td>0</td>
<td>LVCMOS33_IN</td>
<td>PT42B</td>
<td>Pull: Down, Clamp: On, Hysteresis: On</td>
</tr>
<tr>
<td>reset_crosslink</td>
<td>D13</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT40B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
</tbody>
</table>

**Camera Sensor Interface**

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Pin</th>
<th>Bank</th>
<th>Buffer Type</th>
<th>Site</th>
<th>Properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>scl</td>
<td>D15</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT51B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>scl2</td>
<td>A14</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT49B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>sda</td>
<td>F15</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT51A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>sda2</td>
<td>B14</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT49A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>reset_sensor</td>
<td>B4</td>
<td>0</td>
<td>LVCMOS33_OUT</td>
<td>PT4B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
</tbody>
</table>

**SiI1136 Interface**

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Pin</th>
<th>Bank</th>
<th>Buffer Type</th>
<th>Site</th>
<th>Properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDMI_scl</td>
<td>AG1</td>
<td>8</td>
<td>LVCMOS33_OUT</td>
<td>PB4A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>HDMI_sda</td>
<td>AJ1</td>
<td>8</td>
<td>LVCMOS33_OUT</td>
<td>PB6A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>pixclk_out</td>
<td>E25</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PT110A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>data_enable</td>
<td>C25</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PT107A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>hsync</td>
<td>D25</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PT107B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>vsync</td>
<td>A25</td>
<td>1</td>
<td>LVCMOS33_OUT</td>
<td>PT105A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>pix_blue[0]</td>
<td>T31</td>
<td>3</td>
<td>LVCMOS33_OUT</td>
<td>PR65B</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>pix_blue[1]</td>
<td>R32</td>
<td>3</td>
<td>LVCMOS33_OUT</td>
<td>PR65A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>pix_blue[8]</td>
<td>AC31</td>
<td>3</td>
<td>LVCMOS33_OUT</td>
<td>PR89C</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
<tr>
<td>pix_blue[9]</td>
<td>AB32</td>
<td>3</td>
<td>LVCMOS33_OUT</td>
<td>PR92A</td>
<td>Drive:8 mA, Clamp: On, Slew: Slow</td>
</tr>
</tbody>
</table>
8. Ordering Information

Table 8.1. Ordering Information

<table>
<thead>
<tr>
<th>Description</th>
<th>Ordering Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lattice Embedded Vision Development Kit</td>
<td>LF-EVDK1-EVN</td>
</tr>
</tbody>
</table>
References
For more information, refer to:
- ECP5 and ECP5-5G Family Data Sheet (FPGA-DS-02012, previously DS1044)
- CrossLink Family Data Sheet (FPGA-DS-02007)
- SiI9136-3/SiI1136 HDMI Deep Color Transmitter (SiI-DS-1084)

For schematics, refer to:
- ECP5 VIP Processor Board Evaluation Board User Guide (FPGA-EB-02001)
- CrossLink VIP Input Bridge Board Evaluation Board User Guide (FPGA-EB-02002)
- HDMI VIP Output Bridge Board Evaluation Board User Guide (FPGA-EB-02003)

Technical Support
For assistance, submit a technical support case at www.latticesemi.com/techsupport.
Appendix A. Lattice Embedded Vision Development Kit Setup

To set up the display demo boards:

1. Connect the J3 and J1 connectors of the CrossLink VIP input bridge board to the J10 and J11 connectors of the ECP5 VIP board.
2. Connect the J13 and J12 connectors of the ECP5 VIP board to the J2 and J1 connectors of the HDMI VIP output board.
3. Connect one end of the HDMI cable to the C1 connector of the HDMI VIP output board and the other end to the monitor.
4. Connect the 12 V wall power adapter cable to the J4 connector of the ECP5 VIP board.
5. The Dual CSI-2 camera to HDMI Bridge design should be programmed into the SPI Flash on the EVDK. This loads the reference design on power up. Refer to Appendix B. Programming the Lattice Embedded Vision Development Kit to update or change the FPGA or SPI Flash images.
Appendix B. Programming the Lattice Embedded Vision Development Kit

Using Diamond Programmer with the EVDK

The EVDK has a built-in download controller for programming. It uses an FT2232H Future Technology Devices International (FTDI) part to convert USB to JTAG. To use the built-in download controller, connect the USB cable from J2 of the ECP5 VIP Processor Board to your PC (with Diamond programming software installed). A mini USB to USB-A cable is included in the EVDK. The USB hub on the PC detects the cable of the USB function on Port 0, making the built-in download controller available for use with the Diamond programming software.

In order to provide a single programming interface for the EVDK, the ECP5 VIP Processor Board’s JTAG interface is shared with the CrossLink VIP Input Bridge Board’s SPI programming interface. During a JTAG scan, the Diamond Programmer only sees one of the devices:
- LFE5UM-85F, if the CrossLink device is currently programmed
- LIF-MD6000, if the CrossLink device is not programmed

A JTAG scan also erases both ECP5 and CrossLink SRAM images, requiring you to reprogram both devices. When using the Diamond Programmer, selecting Create a new blank project and manually selecting the device family and device prevents the erasure of both devices.

![Figure B.1. Create a New Blank Project](image)

ECP5 SPI Flash Programming

Erasing the ECP5 Prior to Reprogramming

If the ECP5 is already programmed (either directly, or loaded from SPI Flash), erase first the ECP5 SRAM memory, then program the ECP5’s SPI Flash in the next section. Keep the board powered when re-programming the SPI Flash in the next section.

To erase the ECP5:

1. Launch Diamond Programmer with Create a new blank project.
2. Select ECP5UM for Device Family and LFE5UM-85F for Device.
3. Right-click and select **Device Properties**.

4. Select **JTAG 1532 Mode** for **Access Mode** and **Erase Only** for **Operation**.

5. Click **OK** to close the Device Properties window.

6. Click the **Program** button ![Program button](image) in Diamond Programmer to start the Erase sequence.

### Programming the SPI on the ECP5 VIP Processor Board

To program the SPI:

1. Ensure the ECP5 device is erased by performing Steps 1-6.

2. Right-click and select **Device Properties**.

3. Select **SPI Flash Background Programming** for **Access mode** and make the following selections:
   - a. For **Programming File**, browse and select the **ECP5 bitfile** (*.bit)
   - b. For **SPI Flash Options**, refer Table B.1.
Table B.1. SPI Flash Options Selection Guide

<table>
<thead>
<tr>
<th>Item</th>
<th>Rev A/B</th>
<th>Rev C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Family</td>
<td>SPI Serial Flash</td>
<td>SPI Serial Flash</td>
</tr>
<tr>
<td>Vendor</td>
<td>Micron</td>
<td>Macronix</td>
</tr>
<tr>
<td>Device</td>
<td>SPI-N25Q128A</td>
<td>MX25L12835F</td>
</tr>
<tr>
<td>Comment</td>
<td>—</td>
<td>If the above device is not available in Diamond Programmer, select Macronix MX25L12805.</td>
</tr>
</tbody>
</table>

Figure B.4. Device Properties

4. Click **OK** to close the **Device Properties** window.
5. Click the **Program** button in Diamond Programmer to start the programming sequence.
6. After successful programming, the **Output** console displays the results as shown in **Figure B.5**
Figure B.5. Output Console
CrossLink SPI Flash Programming

Erasing the CrossLink FPGA Prior to Reprogramming

If the CrossLink device is already programmed (either directly, or loaded from SPI Flash), follow this procedure to first erase the CrossLink SRAM memory before re-programming the CrossLink’s SPI Flash. If you are doing this, keep the board powered when re-programming the SPI Flash (so it does not reload on reboot).

To erase CrossLink:
1. Launch Diamond Programmer with Create a new blank project.
2. Select LIFMD for Device Family and LIF-MD6000 for Device.

![Select Device](image)

**Figure B.6. Select Device**

3. Right-click and select Device Properties.

![Device Operation](image)

**Figure B.7. Device Operation**

5. Click OK to close the Device Properties window.
6. Click the Program button in Diamond Programmer to start the Erase sequence.
Programming the SPI on the CrossLink VIP Input Bridge Board

To program the SPI:
1. Ensure the CrossLink device is erased by performing Steps 1-6.
2. Right-click and select Device Properties.
3. Select SPI Flash Programming for Access mode and make the following selections:
   a. For Programming File, browse and select the CrossLink bitfile (*.bit).
   b. For SPI Flash Options, refer to Table B.2.

Table B.2. SPI Flash Options Selection Guide

<table>
<thead>
<tr>
<th>Item</th>
<th>Rev A/B</th>
<th>Rev C – Option 1</th>
<th>Rev C – Option 2</th>
<th>Rev C – Option 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Family</td>
<td>SPI Serial Flash</td>
<td>SPI Serial Flash</td>
<td>SPI Serial Flash</td>
<td>SPI Serial Flash</td>
</tr>
<tr>
<td>Vendor</td>
<td>Micron / ST Micro</td>
<td>Micron</td>
<td>Micron / ST Micro</td>
<td>Numinx / Micron</td>
</tr>
<tr>
<td>Comment</td>
<td>Marked with ST-Micro Logo</td>
<td>Marked with Micron Logo</td>
<td>Marked with ST-Micro Logo</td>
<td>Marked with Lot Code Only – No Vendor or Part Number Marking</td>
</tr>
</tbody>
</table>

Note: Boards are populated with one of any qualified SPI Flash Device (U9). This device is located just below the Lattice logo on the top of the board. It is best to verify this device visually by the marking on the device. Use this table to determine the correct selection in Diamond Programmer.

Figure B.8. Device Properties
4. Click **OK** to close the Device Properties window.

5. Click the Program button ¥ in Diamond Programmer to start the programming sequence.

6. After successful programming, the Output console displays the results as shown in Figure B.9.

![Figure B.9. Output Console](image)

**Troubleshooting CrossLink VIP Input Bridge Board Programming**

To troubleshoot CrossLink (LIF-MD6000) programming:

1. Make sure the CrossLink device is erased prior to programming SPI flash. If you re-power the board, it will reload the SPI Flash image to the CrossLink. Follow the sequence in the Crosslink SPI Flash Programming section of this document. Erase CrossLink (LIF-MD6000) first, and then perform the SPI Flash programming sequence without re-powering the board.

2. R47 is a pull-up resistor on the SPI SCK line. This was originally specified as 1 kΩ. Later testing suggests 10 kΩ improves noise immunity for SPI Programming. If possible, changing this resistor to 10 kΩ may improve SPI programming consistency. Boards populated with R47 = 10 kΩ have a small dot in the silkscreen box, just above the copyright mark.

3. For short-term workaround of SPI Flash programming issues, you can use SSPI SRAM Programming (programming CrossLink SRAM directly). This programming will only be retained as long as power remains applied to the board, and the device is not reset.
## Revision History

### Revision 1.3, November 2018

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Appendix B. Programming the Lattice Embedded Vision Development Kit</td>
<td>• Changed value of device in Revision C under Table B.1. SPI Flash Options Selection Guide.</td>
</tr>
<tr>
<td></td>
<td>• Updated Figure B.4. Device Properties.</td>
</tr>
<tr>
<td></td>
<td>• Updated Table B.1. SPI Flash Options Selection Guide.</td>
</tr>
<tr>
<td></td>
<td>• Updated Table B.2. SPI Flash Options Selection Guide.</td>
</tr>
<tr>
<td></td>
<td>• Added Troubleshooting CrossLink VIP Input Bridge Board Programming section.</td>
</tr>
</tbody>
</table>

Revision History

Updated revision history table to new template.

### Revision 1.2, February 2018

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>Updated figures for Rev C board.</td>
</tr>
<tr>
<td>Functional Description</td>
<td>Updated ECP5 section for ECP5 Design.</td>
</tr>
<tr>
<td>Appendix B. Programming the Lattice Embedded Vision Development Kit</td>
<td>Added this section in the document.</td>
</tr>
</tbody>
</table>

### Revision 1.1, January 2018

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Updated Lattice Semiconductor Logo on the cover pages, headers, and footers of this document.</td>
</tr>
<tr>
<td>Introduction</td>
<td>Changed pASSP to FPGA.</td>
</tr>
<tr>
<td>Appendix A. Lattice Embedded Vision Development Kit Setup</td>
<td>Changed pASSP to FPGA.</td>
</tr>
</tbody>
</table>

### Revision 1.0, April 2017

<table>
<thead>
<tr>
<th>Section</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>