LATTICE
ICE™
Technology Library

Version 2.9
September 08, 2015.
Copyright
Copyright © 2007-2015 Lattice Semiconductor Corporation. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly displayed without prior written consent from Lattice Semiconductor Corporation (“Lattice”).

Trademarks
All Lattice trademarks are as listed at www.latticesemi.com/legal. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. All other trademarks are the property of their respective owners.

Disclaimers
NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS “AS IS” WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL LATTICE OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED IN THIS DOCUMENT, EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU.

Lattice may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. Lattice makes no commitment to update this documentation. Lattice reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. Lattice recommends its customers obtain the latest version of the relevant information to establish that the information being relied upon is current and before ordering any products.
## Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.0</td>
<td>Added Version Number to document. Added sections on Default Signal Values for unconnected ports.</td>
</tr>
<tr>
<td>2.1</td>
<td>Added PLL primitives</td>
</tr>
<tr>
<td>2.2</td>
<td>Corrected SB_CARRY connections to LUT inputs</td>
</tr>
<tr>
<td>2.3</td>
<td>Added iCE40 RAM, PLL primitives.</td>
</tr>
<tr>
<td>2.4</td>
<td>Added PLL_DS, SB_MIPI_RX_2LANE, SB_TMDS_deserializer primitives.</td>
</tr>
<tr>
<td>2.5</td>
<td>Added SB_MAC16 Primitive details.</td>
</tr>
<tr>
<td>2.6</td>
<td>Added iCE40LM Hard Macro details. Removed PLL_DS, SB_MIPI, SB_TMDS, SB_MAC16 primitive details.</td>
</tr>
<tr>
<td>2.7</td>
<td>Added iCE5LP (iCE40 Ultra) primitive details.</td>
</tr>
<tr>
<td>2.8</td>
<td>Removed iCE65 RAM, PLL details.</td>
</tr>
<tr>
<td>2.9</td>
<td>Added iCE40UL (iCE40 Ultra Lite) primitive details</td>
</tr>
</tbody>
</table>
# Table of Contents

Register Primitives

- SB_DFF ................................................................. 6
- SB_DFFE ............................................................... 8
- SB_DFFSR ............................................................. 10
- SB_DFFR ............................................................... 12
- SB_DFFSS ............................................................. 14
- SB_DFFS ............................................................... 16
- SB_DFFESR ........................................................... 18
- SB_DFFER ............................................................. 20
- SB_DFFESS ............................................................ 22
- SB_DFFES ............................................................. 24
- SB_DFFN ............................................................... 26
- SB_DFFNE ............................................................. 28
- SB_DFFNSR ............................................................ 30
- SB_DFFNR .............................................................. 32
- SB_DFFNSS ........................................................... 34
- SB_DFFNS .............................................................. 36
- SB_DFFNESR .......................................................... 38
- SB_DFFNER ............................................................ 40
- SB_DFFNESS .......................................................... 42
- SB_DFFNES ........................................................... 44

Combinational Logic Primitives ........................................... 46
- SB_LUT4 ................................................................. 46
- SB_CARRY ............................................................... 48

Block RAM Primitives ....................................................... 50

iCE40 Block RAM ........................................................... 50

- SB_RAM256x16 ......................................................... 51
- SB_RAM256x16NR ....................................................... 53
- SB_RAM256x16NW ....................................................... 54
- SB_RAM256x16NRNW ................................................... 56
- SB_RAM512x8 ........................................................... 59
- SB_RAM512x8NR ......................................................... 61
- SB_RAM512x8NW ......................................................... 62
- SB_RAM512x8NRNW ..................................................... 64
- SB_RAM1024x4 ......................................................... 67
- SB_RAM1024x4NR ....................................................... 69
- SB_RAM1024x4NW ....................................................... 70
- SB_RAM1024x4NRNW ................................................... 72
- SB_RAM2048x2 .......................................................... 75
- SB_RAM2048x2NR ....................................................... 77
- SB_RAM2048x2NW ....................................................... 78
- SB_RAM2048x2NRNW ................................................... 80
SB_RAM40_4K ................................................................. 82
IO Primitives ................................................................. 87
SB_IO ............................................................................ 87
Global Buffer Primitives .................................................. 91
SB_GB_IO ................................................................. 91
SB_GB Primitive .......................................................... 92
PLL Primitives .............................................................. 93
iCE40 PLL Primitives ...................................................... 93
SB_PLL40_CORE ......................................................... 93
SB_PLL40_PAD .......................................................... 97
SB_PLL40_2_PAD ......................................................... 101
SB_PLL40_2F_CORE ....................................................... 104
SB_PLL40_2F_PAD ....................................................... 108
Hard Macro Primitives .................................................... 112
iCE40LM Hard Macros .................................................... 112
SB_HSOSC (For HSSG) .................................................. 112
SB_LSOSC (For LPSG) ................................................... 113
SB_I2C .......................................................................... 113
SB_SPI ................................................................. 116
iCE5LP (iCE40 Ultra) Hard Macros .................................... 120
SB_HFOSC ................................................................. 120
SB_LFOSC ................................................................. 121
SB_LED_DRV_CUR ...................................................... 122
SB_RGB_DRV ............................................................. 123
SB_IR_DRV ................................................................. 124
SB_RGB_IP ................................................................. 126
SB_IO_OD ...................................................................... 127
SB_I2C ........................................................................... 129
SB_SPI ................................................................. 130
SB_MAC16 ................................................................. 131
iCE40UL (iCE40 Ultra Lite) Hard Macros ........................... 144
SB_HFOSC ................................................................. 144
SB_LFOSC ................................................................. 145
SB_RGBA_DRV ............................................................. 146
SB_IR400_DRV ............................................................. 148
SB_BARCODE_DRV ...................................................... 149
SB_IR500_DRV ............................................................. 150
SB_LEDDA_IP ............................................................... 152
SB_IR_IP ................................................................. 153
SB_IO_OD ...................................................................... 156
SB_I2C_FIFO ............................................................... 158
Device Configuration Primitives ........................................ 161
SB_WARMBOOT ............................................................ 161
Register Primitives

**SB_DFF**

D Flip-Flop

Data: D is loaded into the flip-flop during a rising clock edge transition.

![D Flip-Flop Diagram]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>C</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL use**

This register is inferred during synthesis and can also be explicitly instantiated.

**Verilog Instantiation**

```verilog
// SB_DFF - D Flip-Flop.
SB_DFF SB_DFF_inst (  
  .Q(Q), // Registered Output  
  .C(C), // Clock  
  .D(D), // Data  
);
```

// End of SB_DFF instantiation
VHDL Instantiation

-- SB_DFF - D Flip-Flop.

SB_DFF_inst: SB_DFF
  port map (   
    Q => Q,       -- Registered Output
    C => C,       -- Clock
    D => D,       -- Data
  );

-- End of SB_DFF instantiation
**SB_DFFE**  
D Flip-Flop with Clock Enable  

Data D is loaded into the flip-flop when Clock Enable E is high, during a rising clock edge transition.

![SB_DFFE Diagram]

**Inputs**

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>D</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**Key**

- Rising Edge
- 1 High logic level
- 0 Low logic level
- X Don’t care
- ? Unknown

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the logic ‘1’. It is recommended that the user leave the port E unconnected, or use the corresponding flip-flop without Enable functionality i.e. the DFF primitive.

**Verilog Instantiation**

```verilog
// SB_DFFE - D Flip-Flop with Clock Enable.
SB_DFFE SB_DFFE_inst (  
  .Q(Q),  // Registered Output
  .C(C),  // Clock
  .D(D),  // Data
  .E(E),  // Clock Enable
);
// End of SB_DFFE instantiation
```
VHDL Instantiation

-- SB_DFFE - D Flip-Flop with Clock Enable.

SB_DFFE_inst: SB_DFFE
  port map (  
    Q => Q,       -- Registered Output
    C => C,       -- Clock
    D => D,       -- Data
    E => E,       -- Clock Enable
  );

-- End of SB_DFFE instantiation
**SB_DFFSR**
D Flip-Flop with Synchronous Reset

Data: D is loaded into the flip-flop when Reset R is low during a rising clock edge transition.

Reset: R input is active high, overrides all other inputs and resets the Q output during a rising clock edge.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**
The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic ‘0’
Input C: Logic ‘0’
Input R: Logic ‘0’

**Verilog Instantiation**

```verilog
// SB_DFFSR - D Flip-Flop, Reset is synchronous with the rising clock edge
SB_DFFSR SB_DFFSR_inst (  
  .Q(Q),       // Registered Output  
  .C(C),       // Clock  
  .D(D),       // Data  
  .R(R)        // Synchronous Reset  
);
```

// End of SB_DFFSR instantiation
VHDL Instantiation

-- SB_DFFSR - D Flip-Flop, Reset is synchronous with the rising clock edge

SB_DFFSR_inst : SB_DFFSR
    port map (
        Q => Q,       -- Registered Output
        C => C,       -- Clock
        D => D,       -- Data
        R => R        -- Synchronous Reset
    );

-- End of SB_DFFSR instantiation
**SB_DFFR**

D Flip-Flop with Asynchronous Reset

Data: D is loaded into the flip-flop when R is low during a rising clock edge transition.

Reset: R input is active high, overrides all other inputs and asynchronously resets the Q output.

```
<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>
```

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic ‘0’
Input C: Logic ‘0’
Input R: Logic ‘0’

**Verilog Instantiation**

```verilog
// SB_DFFR - D Flip-Flop, Reset is asynchronous to the clock.
SB_DFFR   SB_DFFR_inst (
         .Q(Q),  // Registered Output
         .C(C),  // Clock
         .D(D),  // Data
         .R(R)   // Asynchronous Reset
);        
```
-- End of SB_DFFR instantiation

VHDL Instantiation

-- SB_DFFR - D Flip-Flop, Reset is asynchronous to the clock.

```
SB_DFFR_inst: SB_DFFR
  port map (
    Q => Q, -- Registered Output
    C => C, -- Clock
    D => D, -- Data
    R => R -- Asynchronous Reset
  );
```

-- End of SB_DFFR instantiation
**SB_DFFSS**

D Flip-Flop with Synchronous Set

Data: D is loaded into the flip-flop when the Synchronous Set S is low during a rising clock edge transition.

Set: S input is active high, overrides all other inputs and synchronously sets the Q output.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

Key

<table>
<thead>
<tr>
<th>Key</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>◀</td>
<td>Rising Edge</td>
</tr>
<tr>
<td>1</td>
<td>High logic level</td>
</tr>
<tr>
<td>0</td>
<td>Low logic level</td>
</tr>
<tr>
<td>X</td>
<td>Don't care</td>
</tr>
<tr>
<td>?</td>
<td>Unknown</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic '0'
Input C: Logic '0'
Input S: Logic '0'

**Verilog Instantiation**

```verilog
// SB_DFFSS - D Flip-Flop, Set is synchronous with the rising clock edge,
SB_DFFSS SB_DFFSS_inst (  
  .Q(Q), // Registered Output  
  .C(C), // Clock  
  .D(D), // Data  
  .S(S)  // Synchronous Set
);
```

// End of SB_DFFSS instantiation
VHDL Instantiation

-- SB_DFFSS - D Flip-Flop, Set is synchronous with the rising clock edge

SB_DFFSS_inst SB_DFFSS
port map (  
    Q => Q, -- Registered Output
    C => C, -- Clock
    D => D, -- Data
    S => S -- Synchronous Set
);

-- End of SB_DFFSS instantiation
**SB_DFFS**
D Flip-Flop with Asynchronous Set

Data: D is loaded into the flip-flop when S is low during a rising clock edge transition.

Set: S input is active high, and it overrides all other inputs and asynchronously sets the Q output.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

Key
- **Rising Edge**
- 1 High logic level
- 0 Low logic level
- X Don’t care
- ? Unknown

**HDL Usage**
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**
The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input S: Logic ‘0’

**Verilog Instantiation**

```verilog
// SB_DFFS - D Flip-Flop, Set is asynchronous to the rising clock edge
SB_DFFS   SB_DFFS_inst (  
   .Q(Q),  // Registered Output  
   .C(C),  // Clock  
   .D(D),  // Data  
   .S(S)   // Asynchronous Set
);
```

// End of SB_DFFS instantiation
VHDL Instantiation

-- SB_DFFS - D Flip-Flop, Set is asynchronous to the rising clock edge

SB_DFFS_inst : SB_DFFS
port map (
    Q => Q, -- Registered Output
    C => C, -- Clock
    D => D, -- Data
    S => S -- Asynchronous Set
);

-- End of SB_DFFS instantiation
**SB_DFFESR**  
D Flip-Flop with Clock Enable and Synchronous Reset

Data: D is loaded into the flip-flop when Reset R is low and Clock Enable E is high during a rising clock edge transition.

Reset: R, when asserted with Clock Enable E high, synchronously resets the Q output during a rising clock edge.

**HDL Usage**  
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**  
The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input R: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.
Verilog Instantiation

// SB_DFFESR - D Flip-Flop, Reset is synchronous with rising clock edge
// Clock Enable.

SB_DFFESR  SB_DFFESR_inst (  
    .Q(Q),  // Registered Output
    .C(C),  // Clock
    .E(E),  // Clock Enable
    .D(D),  // Data
    .R(R)   // Synchronous Reset
);

// End of SB_DFFESR instantiation

VHDL Instantiation

-- SB_DFFESR - D Flip-Flop, Reset is synchronous with rising clock edge
-- Clock Enable.

SB_DFFESR_inst: SB_DFFESR
  port map (  
    Q => Q,  -- Registered Output
    C => C,  -- Clock
    E => E,  -- Clock Enable
    D => D,  -- Data
    R => R,  -- Synchronous Reset
  );

-- End of SB_DFFESR instantiation
**SB_DFFER**  
D Flip-Flop with Clock Enable and Asynchronous Reset

Data: D is loaded into the flip-flop when Reset R is low and Clock Enable E is high during a rising clock edge transition.

Reset: R input is active high, overrides all other inputs and asynchronously resets the Q output.

![SB_DFFER Diagram](image)

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**  
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**  
The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input R: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF primitive without a Clock Enable port be used.
Verilog Instantiation

// SB_DFFER - D Flip-Flop, Reset is asynchronously on rising clock edge with Clock Enable.
SB_DFFER SB_DFFER_inst (  
  .Q(Q), // Registered Output  
  .C(C), // Clock  
  .E(E), // Clock Enable  
  .D(D), // Data  
  .R(R)  // Asynchronously Reset  
);

// End of SB_DFFER instantiation

VHDL Instantiation

-- SB_DFFER - D Flip-Flop, Reset is asynchronously
-- on rising clock edge with Clock Enable.
SB_DFFER_inst : SB_DFFER  
  port map (  
    Q => Q, -- Registered Output  
    C => C, -- Clock  
    E => E, -- Clock Enable  
    D => D, -- Data  
    R => R  -- Asynchronously Reset  
);

-- End of SB_DFFER instantiation
**SB_DFFESS**

D Flip-Flop with Clock Enable and Synchronous Set

Data: D is loaded into the flip-flop when S is low and E is high during a rising clock edge transition.

Set: Asserting S when Clock Enable E is high, synchronously sets the Q output.

![Diagram of SB_DFFESS]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic '0'
- Input C: Logic '0'
- Input R: Logic '0'
- Input S: Logic '0'

**Verilog Instantiation**

// SB_DFFESS - D Flip-Flop, Set is synchronous with rising clock edge and Clock Enable.

```
SB_DFFESS   SB_DFFESS_inst (    
   .Q(Q),    // Registered Output
   .C(C),    // Clock
   .E(E),    // Clock Enable
   .D(D),    // Data
   .S(S)     // Synchronously Set
);
```
VHDL Instantiation

-- SB_DFFESS - D Flip-Flop, Set is synchronous with rising clock edge and Clock Enable.

```
SB_DFFESS_inst : SB_DFFESS
    port map (    
        Q => Q, -- Registered Output      
        C => C, -- Clock                  
        E => E, -- Clock Enable           
        D => D, -- Data                   
        S => S -- Synchronously Set      
    );
```

-- End of SB_DFFESS instantiation
**SB_DFFES**

**D Flip-Flop with Clock Enable and Asynchronous Set**

Data: D is loaded into the flip-flop when S is low and E is high during a rising clock edge transition.

Set: S input is active high, overrides all other inputs and asynchronously sets the Q output.

![Flip-Flop Diagram]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic ‘0’
Input C: Logic ‘0’
Input S: Logic ‘0’
Input E: Logic ‘1’

**Verilog Instantiation**

// SB_DFFES - D Flip-Flop, Set is asynchronous on rising clock edge with Clock Enable.

```verilog
SB_DFFES SB_DFFES_inst (  .Q(Q), // Registered Output  .C(C), // Clock  .E(E), // Clock Enable  .D(D), // Data  .S(S) // Asynchronously Set );
```
VHDL Instantiation

-- SB_DFFES - D Flip-Flop, Set is asynchronous on rising clock edge with Clock Enable.

SB_DFFES_inst : SB_DFFES
    port map (  
        Q => Q,      -- Registered Output  
        C => C,      -- Clock  
        E => E,      -- Clock Enable  
        D => D,      -- Data  
        S => S      -- Asynchronously Set  
    );

-- End of SB_DFFES instantiation
**SB_DFFN**

D Flip-Flop – Negative Edge Clock

Data: D is loaded into the flip-flop during the falling clock edge transition.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>C</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic ‘0’
Input C: Logic ‘0’

**Verilog Instantiation**

```verilog
// SB_DFFN - D Flip-Flop – Negative Edge Clock.
SB_DFFN SB_DFFN_inst (.Q(Q), .C(C), .D(D), // Registered Output Clock Data
); // End of SB_DFFN instantiation
```
VHDL Instantiation

-- SB_DFFN - D Flip-Flop – Negative Edge Clock.

SB_DFFN_inst : SB_DFFN
    port map (  
        Q => Q,    -- Registered Output  
        C => C,    -- Clock  
        D => D,    -- Data  
    );

-- End of SB_DFFN instantiation
**SB_DFFNE**

D Flip-Flop – Negative Edge Clock and Clock Enable

Data: D is loaded into the flip-flop when E is high, during the falling clock edge transition.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>D</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

Key
- Falling Edge
- 1: High logic level
- 0: Low logic level
- X: Don't care
- ?: Unknown

**HDL Usage**
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**
The iCEcube2 software assigns the following signal values to unconnected input ports:
- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.

**Verilog Instantiation**

// SB_DFFNE - D Flip-Flop – Negative Edge Clock and Clock Enable.

```verilog
SB_DFFNE   SB_DFFNE_inst (  
   .Q(Q), // Registered Output  
   .C(C), // Clock  
   .D(D), // Data  
   .E(E), // Clock Enable  
);
```
// End of SB_DFFNE instantiation

VHDL Instantiation

-- SB_DFFNE - D Flip-Flop – Negative Edge Clock and Clock Enable.

SB_DFFNE_inst : SB_DFFNE
  port map (  
    Q => Q,         -- Registered Output  
    C => C,         -- Clock          
    D => D,         -- Data           
    E => E,         -- Clock Enable
  );

-- End of SB_DFFNE instantiation
**SB_DFFNSR**

D Flip-Flop – Negative Edge Clock with Synchronous Reset

Data: D is loaded into the flip-flop when R is low during the falling clock edge transition.

Reset: R input is active high, overrides all other inputs and resets the Q output during the falling clock edge transition.

![Diagram of SB_DFFNSR](image)

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

Input D: Logic ‘0’
Input C: Logic ‘0’
Input R: Logic ‘0’

**Verilog Instantiation**

// SB_DFFNSR - D Flip-Flop – Negative Edge Clock, Reset is synchronous with the falling clock edge

SB_DFFNSR     SB_DFFNSR_inst (  
   .Q(Q),       // Registered Output  
   .C(C),       // Clock  
   .D(D),       // Data  
   .R(R)        // Synchronous Reset  
);
VHDL Instantiation

-- SB_DFFNSR - D Flip-Flop – Negative Edge Clock, Reset is synchronous with the falling clock edge

SB_DFFNSR_inst: SB_DFFNSR
  port map (  
    Q => Q,       -- Registered Output
    C => C,       -- Clock
    D => D,       -- Data
    R => R        -- Synchronous Reset
  );

-- End of SB_DFFNSR instantiation
**SB_DFFNR**

D Flip-Flop – Negative Edge Clock with Asynchronous Reset

Data: D is loaded into the flip-flop when R is low during the falling clock edge transition.

Reset: R input is active high, overrides all other inputs and asynchronously resets the Q output.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

Key
- \(^\wedge\) Falling Edge
- 1 High logic level
- 0 Low logic level
- X Don’t care
- ? Unknown

**HDL Usage**
This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**
The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input R: Logic ‘0’

**Verilog Instantiation**

```verilog
// SB_DFFNR - D Flip-Flop – Negative Edge Clock, Reset is asynchronous to the clock.
SB_DFFNR   SB_DFFNR_inst (
   .Q(Q),    // Registered Output
   .C(C),    // Clock
   .D(D),    // Data
   .R(R)     // Asynchronously Reset
);
```

// End of SB_DFFNR instantiation
VHDL Instantiation

-- SB_DFFNR - D Flip-Flop – Negative Edge Clock, Reset is asynchronous to the clock.

SB_DFFNR_inst : SB_DFFNR
    port map (
        Q => Q,                -- Registered Output
        C => C,                -- Clock
        D => D,                -- Data
        R => R                 -- Asynchronously Reset
    );

-- End of SB_DFFNR instantiation
**SB_DFFNSS**

D Flip-Flop – Negative Edge Clock with Synchronous Set

Data: D is loaded into the flip-flop when S is low during the falling clock edge transition.

Set: S input is active high, overrides all other inputs and synchronously sets the Q output.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

| Power on State | X | X | 0 |

Key
- Falling Edge
- 1 High logic level
- 0 Low logic level
- X Don't care
- ? Unknown

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic '0'
- Input C: Logic '0'
- Input S: Logic '0'

**Verilog Instantiation**

```verilog
// SB_DFFNSS - D Flip-Flop – Negative Edge Clock, Set is synchronous with the falling clock edge,
SB_DFFNSS SB_DFFNSS_inst (  
  .Q(Q), // Registered Output
  .C(C), // Clock
  .D(D), // Data
  .S(S)  // Synchronous Set
);  
// End of SB_DFFNSS instantiation
```
VHDL Instantiation

-- SB_DFFNSS - D Flip-Flop – Negative Edge Clock, Set is synchronous with the falling clock edge,

```
SB_DFFNSS_inst : SB_DFFNSS
port map (O
Q => Q, -- Registered Output
C => C, -- Clock
D => D, -- Data
S => S -- Synchronous Set
);
```

-- End of SB_DFFNSS instantiation
**SB_DFFNS**

D Flip-Flop – Negative Edge Clock with Asynchronous Set

Data: D is loaded into the flip-flop when S is low during the falling clock edge transition.

Set: S input is active high, overrides all other inputs and asynchronously sets the Q output.

```
// SB_DFFNS - D Flip-Flop – Negative Edge Clock, Set is asynchronous to the falling clock edge,

SB_DFFNS SB_DFFNS_inst (  
  .Q(Q),  // Registered Output  
  .C(C),  // Clock  
  .D(D),  // Data  
  .S(S),  // Asynchronous Set  
);

// End of SB_DFFNS instantiation
```

**Inputs**

<table>
<thead>
<tr>
<th>S</th>
<th>D</th>
<th>C</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>1</td>
</tr>
</tbody>
</table>

**Power on State**

<table>
<thead>
<tr>
<th>S</th>
<th>D</th>
<th>C</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

**Key**

- Falling Edge
- 1: High logic level
- 0: Low logic level
- X: Don’t care
- ?: Unknown

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input S: Logic ‘0’
VHDL Instantiation

-- SB_DFFNS - D Flip-Flop – Negative Edge Clock, Set is asynchronous to the falling clock edge

SB_DFFNS_inst : SB_DFFNS
    port map (
        Q => Q, -- Registered Output
        C => C, -- Clock
        D => D, -- Data
        S => S, -- Asynchronous Set
    );

-- End of SB_DFFNS instantiation
**SB_DFFNESR**

D Flip-Flop – Negative Edge Clock, Enable and Synchronous Reset

Data: D is loaded into the flip-flop when R is low and E is high during the falling clock edge transition.

Reset: Asserting R when the Clock Enable E is high, synchronously resets the Q output during the falling clock edge.

```
<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>
```

Key

- Falling Edge
- 1: High logic level
- 0: Low logic level
- X: Don’t care
- ?: Unknown

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input R: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.

**Verilog Instantiation**

```verilog
// SB_DFFNESR - D Flip-Flop – Negative Edge Clock, Reset is synchronous with falling clock edge Clock Enable.
```
SB_DFFNESR   SB_DFFNESR_inst (  
   .Q(Q),       // Registered Output  
   .C(C),       // Clock  
   .E(E),       // Clock Enable  
   .D(D),       // Data  
   .R(R)        // Synchronous Reset  
);

// End of SB_DFFNESR instantiation

**VHDL Instantiation**

-- SB_DFFNESR - D Flip-Flop – Negative Edge Clock, Reset is synchronous with falling clock edge Clock Enable.

SB_DFFNESR_inst : SB_DFFNESR  
port map (  
   Q => Q,       -- Registered Output  
   C => C,       -- Clock  
   E => E,       -- Clock Enable  
   D => D,       -- Data  
   R => R        -- Synchronous Reset  
);

-- End of SB_DFFNESR instantiation
**SB_DFFNER**

**D Flip-Flop – Negative Edge Clock, Enable and Asynchronous Reset**

Data: D is loaded into the flip-flop when R is low and E is high during the falling clock edge transition.

Reset: R input is active high, and it overrides all other inputs and asynchronously resets the Q output.

![SB_DFFNER Diagram](image)

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input R: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.
Verilog Instantiation

// SB_DFFNER - D Flip-Flop – Negative Edge Clock, Reset is asynchronously
// on falling clock edge and Clock Enable.
SB_DFFNER  SB_DFFNER_inst (
    .Q(Q),   // Registered Output
    .C(C),   // Clock
    .E(E),   // Clock Enable
    .D(D),   // Data
    .R(R)    // Asynchronously Reset
);

// End of SB_DFFNER instantiation

VHDL Instantiation

-- SB_DFFNER - D Flip-Flop – Negative Edge Clock, Reset is asynchronously
-- on falling clock edge and Clock Enable.
SB_DFFNER_inst:  SB_DFFNER
    port map ( Q => Q, -- Registered Output
                C => C, -- Clock
                E => E, -- Clock Enable
                D => D, -- Data
                R => R  -- Asynchronously Reset
    );

-- End of SB_DFFNER instantiation
**SB_DFFNESS**

D Flip-Flop – Negative Edge Clock, Enable and Synchronous Set

Data: D is loaded into the flip-flop when S is low and E is high during the falling clock edge transition.

Set: S and E inputs high, synchronously sets the Q output on the falling clock edge transition.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>➾  Falling Edge</td>
</tr>
<tr>
<td>1  High logic level</td>
</tr>
<tr>
<td>0  Low logic level</td>
</tr>
<tr>
<td>X  Don’t care</td>
</tr>
<tr>
<td>?  Unknown</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input S: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.
Verilog Instantiation

// SB_DFFNESS - D Flip-Flop – Negative Edge Clock, Set is synchronous with falling clock edge, // and Clock Enable.
SB_DFFNESS  SB_DFFNESS_inst (  
  .Q(Q),  // Registered Output  
  .C(C),  // Clock  
  .E(E),  // Clock Enable  
  .D(D),  // Data  
  .S(S)   // Synchronously Set  
);

// End of SB_DFFNESS instantiation

VHDL Instantiation

-- SB_DFFNESS - D Flip-Flop – Negative Edge Clock, Set is synchronous with falling clock edge, -- and Clock Enable.
SB_DFFNESS_inst : SB_DFFNESS  
  port map (  
    Q => Q,  -- Registered Output  
    C => C,  -- Clock  
    E => E,  -- Clock Enable  
    D => D,  -- Data  
    S => S   -- Synchronously Set  
);

-- End of SB_DFFNESS instantiation
**SB_DFFNES**

D Flip-Flop – Negative Edge Clock, Enable and Asynchronous Set

Data: D is loaded into the flip-flop when S is low and E is high during the falling clock edge transition.

Set: S input is active high, and it overrides all other inputs and asynchronously sets the Q output.

![SB_DFFNES Diagram]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>E</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Power on State</td>
<td>X</td>
</tr>
</tbody>
</table>

**HDL Usage**

This register is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns the following signal values to unconnected input ports:

- Input D: Logic ‘0’
- Input C: Logic ‘0’
- Input S: Logic ‘0’
- Input E: Logic ‘1’

Note that explicitly connecting a Logic ‘1’ value to port E will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the FF always enabled, it is recommended that either port E be left unconnected, or the corresponding FF without a Clock Enable port be used.
Verilog Instantiation

// SB_DFFNES - D Flip-Flop – Negative Edge Clock, Set is asynchronous on falling clock edge with clock enable.
SB_DFFNES SB_DFFNES_inst (  
  .Q(Q), // Registered Output  
  .C(C), // Clock  
  .E(E), // Clock Enable  
  .D(D), // Data  
  .S(S) // Asynchronously Set  
);

// End of SB_DFFNES instantiation

VHDL Instantiation

-- SB_DFFNES - D Flip-Flop – Negative Edge Clock, Set is asynchronous on falling clock edge and Clock Enable.
SB_DFFNES_inst: SB_DFFNES  
  port map (  
    Q => Q, -- Registered Output  
    C => C, -- Clock  
    E => E, -- Clock Enable  
    D => D, -- Data  
    S => S -- Asynchronously Set  
  );

-- End of SB_DFFNES instantiation
Combinational Logic Primitives

**SB_LUT4**

The LUT unit is a simple ROM 4 input look-up function table.

![LUT Diagram]

**Initialization values**

LUT state initialization parameter LUT_INIT = 16'hxxxx;

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>I3 I2 I1 I0</td>
<td>O</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>LUT_INIT[0]</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>LUT_INIT[1]</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>LUT_INIT[2]</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>LUT_INIT[3]</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>LUT_INIT[4]</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>LUT_INIT[5]</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>LUT_INIT[6]</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>LUT_INIT[7]</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>LUT_INIT[8]</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>LUT_INIT[9]</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>LUT_INIT[10]</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>LUT_INIT[11]</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>LUT_INIT[12]</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>LUT_INIT[13]</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>LUT_INIT[14]</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>LUT_INIT[15]</td>
</tr>
</tbody>
</table>

**HDL Usage**

This primitive is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns logic value ‘0’ to unconnected input ports.
Verilog Instantiation

// SB_LUT4 : 4-input Look-Up Table

SB_LUT4 SB_LUT4_inst (                    
   .O (O),                    // output
   .I0 (I0),                  // data input 0
   .I1 (I1),                  // data input 1
   .I2 (I2),                  // data input 2
   .I3 (I3)                   // data input 3
);

defparam SB_LUT4_inst.LUT_INIT=16'hxxxx;  //LUT state initialization parameter, 16 bits.

//End of SB_LUT4 instantiation

VHDL Instantiation

-- SB_LUT4 : 4-input Look-Up Table

SB_LUT4_inst: SB_LUT4
   generic map(                
      LUT_INIT => X"0001"       -- LUT state initialization parameter, 16 bits
   )
   port map (                 
      I0 => I0,                
      I1 => I1,                
      I2 => I2,                
      I3 => I3,                
      O => 0                   
   );
**SB_CARRY**

**Carry Logic**

The dedicated Carry Logic within each Logic Cell primarily accelerates and improves the efficiency of arithmetic logic such as adders, accumulators, subtracters, incrementers, decrementers, counters, ALUs, and comparators. The Carry Logic also supports a limited number of wide combinational logic functions.

The figure below illustrates the Carry Logic structure within a Logic Cell. The Carry Logic shares inputs with the associated Look-Up Table (LUT). The I1 and I2 inputs of the LUT directly feed the Carry Logic. The carry input from the previous adjacent Logic Cell optionally provides an alternate input to the LUT4 function, supplanting the I3 input.

**Carry Logic Structure within a Logic Cell**

![Carry Logic Structure within a Logic Cell](image)

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>I0 I1 CI CI</td>
<td>CO</td>
</tr>
<tr>
<td>0 0 X X</td>
<td>0</td>
</tr>
<tr>
<td>0 X X 0</td>
<td>0</td>
</tr>
<tr>
<td>X 1 1 1</td>
<td>1</td>
</tr>
<tr>
<td>X 0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>1 X 1 1</td>
<td>1</td>
</tr>
<tr>
<td>1 1 X 1</td>
<td>1</td>
</tr>
</tbody>
</table>

**HDL Usage**

This primitive is inferred during synthesis and can also be explicitly instantiated.

**Default Signal Values**

The iCEcube2 software assigns logic value ‘0’ to unconnected input ports.
Verilog Instantiation

SB_CARRY my_carry_inst (  
   .CO(CO),
   .I0(I0),
   .I1(I1),
   .CI(CI));

VHDL Instantiation

my_carry_inst : SB_CARRY  
   port map (  
     CO => CO,
     CI => CI,
     I0 => I0,
     I1 => I1  
   );
Block RAM Primitives

The iCE architecture supports dual ported synchronous RAM, with 4096 bits, and a fixed 16 bit data-width. The block is arranged as 256 x 16 bit words. The RAM block may be configured to be used as a RAM with data between 1-16 bits.

iCE40 Block RAM

Each iCE40 device includes multiple high-speed synchronous RAM blocks, each 4Kbit in size. The RAM block has separate write and read ports, each with independent control signals. Each RAM block can be configured into a RAM block of size 256x16, 512x8, 1024x4 or 2048x2. The data contents of the RAM block are optionally pre-loaded during ICE device configuration.

The following table lists the supported dual port synchronous RAM configurations, each of 4Kbits in size. The RAM blocks can be directly instantiated in the top module and taken through iCube2 flow.

<table>
<thead>
<tr>
<th>Block RAM Configuration</th>
<th>Block RAM Size</th>
<th>WADDR Port Size (Bits)</th>
<th>WDATA Port Size (Bits)</th>
<th>RADDR Port Size (Bits)</th>
<th>RDATA Port Size (Bits)</th>
<th>MASK Port Size (Bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SB_RAM256x16</td>
<td>256x16 (4K)</td>
<td>8 [7:0]</td>
<td>16 [15:0]</td>
<td>8 [7:0]</td>
<td>16 [15:0]</td>
<td>16 [15:0]</td>
</tr>
<tr>
<td>SB_RAM256x16NR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM256x16NW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM256x16NRNW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM512x8</td>
<td>512x8 (4K)</td>
<td>9 [8:0]</td>
<td>8 [7:0]</td>
<td>8 [8:0]</td>
<td>8 [7:0]</td>
<td>No Mask Port</td>
</tr>
<tr>
<td>SB_RAM512x8NR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM512x8NW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM512x8NRNW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM1024x4NR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM1024x4NW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM1024x4NRNW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM2048x2</td>
<td>2048x2 (4K)</td>
<td>11 [10:0]</td>
<td>2 [1:0]</td>
<td>10 [9:0]</td>
<td>2 [1:0]</td>
<td>No Mask Port</td>
</tr>
<tr>
<td>SB_RAM2048x2NR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM2048x2NW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB_RAM2048x2NRNW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The Lattice Technologies convention for the iCE40 RAM primitives with negedge Read or Write clock is that the base primitive name is post fixed with N and R or W according to the clock that is affected, as displayed in the table below for 256x16 RAM block configuration.

<table>
<thead>
<tr>
<th>RAM Primitive Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SB_RAM256x16</td>
<td>Posedge Read clock, Posedge Write clock</td>
</tr>
<tr>
<td>SB_RAM256x16NR</td>
<td>Negedge Read clock, Posedge Write clock</td>
</tr>
<tr>
<td>SB_RAM256x16NW</td>
<td>Posedge Read clock, Negedge Write clock</td>
</tr>
<tr>
<td>SB_RAM256x16NRNW</td>
<td>Negedge Read clock, Negedge Write clock</td>
</tr>
</tbody>
</table>
The following modules are the complete list of SB_RAM256x16 based primitives

**SB_RAM256x16**

Verilog Instantiation:

```verilog
SB_RAM256x16   ram256x16_inst (    .RDATA(RDATA_c[15:0]),
    .RADDR(RADDR_c[7:0]),
    .RCLK(RCLK_c),
    .RCLKE(RCLKE_c),
    .RE(RE_c),
    .WADDR(WADDR_c[7:0]),
    .WCLK(WCLK_c),
    .WCLKE(WCLKE_c),
    .WDATA(WDATA_c[15:0]),
    .WE(WE_c),
    .MASK(MASK_c[15:0])
);
```

defparam ram256x16_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
```
defparam ram256x16_inst.INIT_6 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_7 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_8 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_9 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_A =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_B =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_C =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_D =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_E =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16_inst.INIT_F =
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram256x16_inst :  SB_RAM256x16
generic map (  
INIT_0 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_1 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_2 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_3 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_4 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_5 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_6 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_7 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_8 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_9 => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_A => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_B => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_C => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_D => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_E => X"0000000000000000000000000000000000000000000000000000000000000000",  
INIT_F => X"0000000000000000000000000000000000000000000000000000000000000000"  
)  
port map (  
  RDATA => RDATA_c,  
  RADDR => RADDR_c,  
  RCLK => RCLK_c,  
  RCLKE => RCLKE_c,  
  RE => RE_c,  
)
WADDR => WADDR_c,
WCLK => WCLK_c,
WCLKE => WCLKE_c,
WDATA => WDATA_c,
MASK => MASK_c,
WE => WE_c
);

SB_RAM256x16NR

SB_RAM256x16NR // Negative edged Read Clock – i.e. RCLKN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM256x16NR ram256x16NR_inst (
  .RDATARDATA_c[15:0]),
  .RADDR(RADDR_c[7:0]),
  .RCLKN(RCLKN_c),
  .RCLKE(RCLKE_c),
  .RE(RE_c),
  .WADDR(WADDR_c[7:0]),
  .WCLK(WCLK_c),
  .WCLKE(WCLKE_c),
  .WDATA(WDATA_c[15:0]),
  .WE(WE_c),
  .MASK(MASK_c[15:0])
);

defparam ram256x16nr_inst.INIT_0 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_1 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_2 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_3 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_4 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_5 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_6 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_7 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_8 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_9 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_A =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_B =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_C =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_D =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_E =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nr_inst.INIT_F =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
VHDL Instantiation:

ram256x16nr_inst : SB_RAM256x16NR
  generic map (  
    INIT_0 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_1 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_2 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_3 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_4 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_5 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_6 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_7 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_8 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_9 =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_A =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_B =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_C =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_D =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_E =>  
      X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_F =>  
      X"0000000000000000000000000000000000000000000000000000000000000000"
  )
  port map (  
    RDATA => RDATA_c,  
    RADDR => RADDR_c,  
    RCLKN => RCLKN_c,  
    RCLKE => RCLKE_c,  
    RE => RE_c,  
    WADDR => WADDR_c,  
    WCLK => WCLK_c,  
    WCLKE => WCLKE_c,  
    WDATA => WDATA_c,  
    MASK => MASK_c,  
    WE => WE_c  
  );

**SB_RAM256x16NW**

SB_RAM256x16NW  // Negative edged Write Clock – i.e. WCLKN
(RDATA, RCLK, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);
Verilog Instantiation:

SB_RAM256x16NW  ram256x16nw_inst (  
  .RDATA(RDATA_c[15:0]),
  .RADDR(RADDR_c[7:0]),
  .RCLK(RCLK_c),
  .RCLKE(RCLKE_c),
  .RE(RE_c),
  .WADDR(WADDR_c[7:0]),
  .WCLK(N(WCLK_c)),
  .WCLKE(WCLKE_c),
  .WDATA(WDATA_c[15:0]),
  .WE(WE_c),
  .MASK(MASK_c[15:0])
);
  defparam ram256x16nw_inst.INIT_0 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_1 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_2 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_3 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_4 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_5 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_6 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_7 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_8 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_9 =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_A =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_B =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_C =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_D =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_E =
  256'h0000000000000000000000000000000000000000000000000000000000000000;
  defparam ram256x16nw_inst.INIT_F =
  256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram256x16nw_inst :  SB_RAM256x16NW  
generic map (  
  INIT_0 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_8 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_9 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_A =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_B =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_C =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_D =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_E =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_F =>
  x"0000000000000000000000000000000000000000000000000000000000000000"
SB_RAM256x16NRNW

SB_RAM256x16NRNW // Negative edged Read and Write – i.e. RCLKN WRCKLN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM256x16NRNW _ ram256x16nrnw_inst (  
  .RDATA(RDATA_c[15:0]),  
  .RADDR(RADDR_c[7:0]),  
  .RCLKN(RCLKN_c),  
  .RCLKE(RCLKE_c),  
  .RE(RE_c),  
  .WADDR(WADDR_c[7:0]),  
  .WCLKN(WCLKN_c),  
  .WCLKE(WCLKE_c),  
  .WDATA(WDATA_c[15:0]),  
  .WE(WE_c),  
  .MASK(MASK_c[15:0])  
);

defparam ram256x16nrnw_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrnw_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_2 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_3 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_4 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_5 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_6 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_7 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_8 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_9 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_A =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_B =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_C =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_D =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_E =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram256x16nrlenw_inst.INIT_F =
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

`vhdl`

```vhdl
ram256x16nrlenw_inst: SB_RAM256x16NRNW
generic map (
    INIT_0 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_1 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_2 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_3 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_4 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_5 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_6 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_7 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_8 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_9 =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_A =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_B =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_C =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_D =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_E =>
        X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_F =>
        X"0000000000000000000000000000000000000000000000000000000000000000"
);```

end;

end;

```
INIT_F => X"0000000000000000000000000000000000000000000000000000000000000000"
)
port map (
    RDATA  =>  RDATA_c,
    RADDR  =>  RADDR_c,
    RCLKN  =>  RCLKN_c,
    RCLKE  =>  RCLKE_c,
    RE     =>  RE_c,
    WADDR  =>  WADDR_c,
    WCLKN  =>  WCLKN_c,
    WCLKE  =>  WCLKE_c,
    WDATA  =>  WDATA_c,
    MASK   =>  MASK_c,
    WE     =>  WE_c
);

SB_RAM512x8

The following modules are the complete list of SB_RAM512x8 based primitives

SB_RAM512x8

SB_RAM512x8  //Posedge clock RCLK WCLK
(RDATA, RCLK, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM512x8   ram512x8_inst (  
   .RDATA(RDATA_c[7:0]),
   .RADDR(RADDR_c[8:0]),
   .RCLK(RCLK_c),
   .RCLKE(RCLKE_c),
   .RE(RE_c),
   .WADDR(WADDR_c[8:0]),
   .WCLK(WCLK_c),
   .WCLKE(WCLKE_c),
   .WDATA(WDATA_c[7:0]),
   .WE(WE_c)
);

defparam ram512x8_inst.INIT_0 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_1 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_2 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_3 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_4 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_5 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_6 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_7 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_8 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_9 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_A =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_B =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_C =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_D =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_E =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8_inst.INIT_F =
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:
ram512x8_inst : SB_RAM512x8
generic map (  
    INIT_0 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_1 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_2 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_3 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_4 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_5 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_6 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_7 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_8 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_9 => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_A => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_B => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_C => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_D => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_E => 
    x"0000000000000000000000000000000000000000000000000000000000000000",  
    INIT_F => x"0000000000000000000000000000000000000000000000000000000000000000"
  )
port map (    
    RDATA => RDATA_c,  
    RADDR => RADDR_c,  
    RCLK => RCLK_c,  
    RCLKE => RCLKE_c,  
    RE => RE_c,
WADDR => WADDR_c,
WCLK => WCLK_c,
WCLKE => WCLKE_c,
WDATA => WDATA_c,
WE => WE_c);

SB_RAM512x8NR

SB_RAM512x8NR // Negative edged Read Clock – i.e. RCLKN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM512x8NR ram512x8nr_inst (  
  .RDATA(RDATA_c[7:0]),
  .RADDR(RADDR_c[8:0]),
  .RCLKN(RCLKN_c),
  .RCLKE(RCLKE_c),
  .RE(RE_c),
  .WADDR(WADDR_c[8:0]),
  .WCLK(WCLK_c),
  .WCLKE(WCLKE_c),
  .WDATA(WDATA_c[7:0]),
  .WE(WE_c)
);

defparam ram512x8nr_inst.INIT_0 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_1 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_2 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_3 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_4 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_5 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_6 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_7 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_8 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_9 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_A =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_B =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_C =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_D =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_E =  
256'h0000000000000000000000000000000000000000000000000000000000000000;

defparam ram512x8nr_inst.INIT_F =  
256'h0000000000000000000000000000000000000000000000000000000000000000;
VHDL Instantiation:

```vhdl
ram512x8nr_inst: SB_RAM512x8NR
generic map (  
  INIT_0 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_1 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_2 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_3 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_4 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_5 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_6 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_7 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_8 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_9 =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_A =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_B =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_C =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_D =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_E =>  
  x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_F =>  
  x"0000000000000000000000000000000000000000000000000000000000000000"
  )
port map (  
  RDATA => RDATA_c,  
  RADDR => RADDR_c,  
  RCLK => RCLK_c,  
  RCLKE => RCLKE_c,  
  RE => RE_c,  
  WADDR => WADDR_c,  
  WCLK => WCLK_c,  
  WCLKE => WCLKE_c,  
  WDATA => WDATA_c,  
  WE => WE_c  
);  
```

**SB_RAM512x8NW**

```verilog
SB_RAM512x8NW // Negative edged Write Clock – i.e. WCLKN
(RDATA, RCLK, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);
```

Verilog Instantiation:

```verilog
SB_RAM512x8NW ram512x8nw_inst (  
  .RDATA(RDATA_c[7:0]),  
  .RADDR(RADDR_c[8:0]),
```

ICE Technology Library  
Lattice Semiconductor Corporation Confidential
.RCLK(RCLK_c),
.RCLKE(RCLKE_c),
.RE(RE_c),
.WADDR(WADDR_c[8:0]),
.WCLKWN(WCLKWN_c),
.WCLKE(WCLKE_c),
.WDATA(WDATA_c[7:0]),
.WE(WE_c);

defparam ram512x8nw_inst.INIT_0 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_1 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_2 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_3 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_4 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_5 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_6 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_7 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_8 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_9 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_A =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_B =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_C =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_D =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_E =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nw_inst.INIT_F =
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram512x8nw_inst: SB_RAM512x8NW

generic map (
  INIT_0 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_8 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_9 =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_A =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_B =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_C =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_D =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_E =>
x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_F =>
x"0000000000000000000000000000000000000000000000000000000000000000",
);
INIT_8 => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_9 => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_A => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_B => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_C => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_D => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_E => x"0000000000000000000000000000000000000000000000000000000000000000",
INIT_F => x"0000000000000000000000000000000000000000000000000000000000000000"
)
port map (
    RDATA => RDATA_c,
    RADDR => RADDR_c,
    RCLK => RCLK_c,
    RCLKE => RCLKE_c,
    RE => RE_c,
    WADDR => WADDR_c,
    WCLKN => WCLKN_c,
    WCLKE => WCLKE_c,
    WDATA => WDATA_c,
    WE => WE_c
);

SB_RAM512x8NRNW

SB_RAM512x8NRNW  // Negative edged Read and Write – i.e. RCLKN WRCKLN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);
Verilog Instantiation:

SB_RAM512x8NRNW   ram512x8nrnw_inst (  
    .RDATA(RDATA_c[7:0]),
    .RADDR(RADDR_c[8:0]),
    .RCLKN(RCLK_c),
    .RCLKE(RCLKE_c),
    .RE(RE_c),
    .WADDR(WADDR_c[8:0]),
    .WCLKN(WCLK_c),
    .WCLKE(WCLKE_c),
    .WDATA(WDATA_c[7:0]),
    .WE(WE_c)
);

defparam ram512x8nrnw_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram512x8nrnw_inst.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram512x8nrnw_inst: SB_RAM512x8NRNW
generic map (  
  INIT_0 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_1 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_2 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_3 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_4 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_5 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_6 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_7 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_8 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_9 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_A => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_B => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_C => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_D => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_E => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_F => X"0000000000000000000000000000000000000000000000000000000000000000"
)
port map (  
  RDATA => RDATA_c,  
  RADDR => RADDR_c,  
  RCLKN => RCLKN_c,
)
RCLKE => RCLKE_c,
RE => RE_c,
WADDR => WADDR_c,
WCLKN => WCLKN_c,
WCLKE => WCLKE_c,
WDATA => WDATA_c,
WE => WE_c
);
The following modules are the complete list of SB_RAM1024x4 based primitives

SB_RAM1024x4

Verilog Instantiation:

SB_RAM1024x4   ram1024x4_inst (  
   .RDATA(RDATA_c[3:0]),  
   .RADDR(RADDR_c[9:0]),  
   .RCLK(RCLK_c),  
   .RCLKE(RCLKE_c),  
   .RE(RE_c),  
   .WADDR(WADDR_c[3:0]),  
   .WCLK(WCLK_c),  
   .WCLKE(WCLKE_c),  
   .WDATA(WDATA_c[9:0]),  
   .WE(WE_c)  
);  
defparam ram1024x4_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4_inst.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
VHDL Instantiation:

Ram1024x4_inst: SB_RAM1024x4
generic map (  
  INIT_0 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_1 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_2 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_3 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_4 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_5 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_6 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_7 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_8 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_9 => X"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_A => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_B => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_C => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_D => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_E => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_F => x"0000000000000000000000000000000000000000000000000000000000000000"
  )
port map (  
  RDATA => RDATA_c,  
  RADDR => RADDR_c,  
  RCLK => RCLK_c,  
  ...  
)
RCLKE => RCLKE_c,
RE => RE_c,
WADDR => WADDR_c,
WCLK => WCLK_c,
WCLKE => WCLKE_c,
WDATA => WDATA_c,
WE => WE_c
);

SB_RAM1024x4NR

SB_RAM1024x4NR // Negative edged Read Clock – i.e. RCLKN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM1024x4NR ram1024x4nr_inst ( 
    .RDATA(RDATA_c[3:0]),
    .RADDR(RADDR_c[9:0]),
    .RCLKN(RCLKN_c),
    .RCLKE(RCLKE_c),
    .RE(RE_c),
    .WADDR(WADDR_c[3:0]),
    .WCLK(WCLK_c),
    .WCLKE(WCLKE_c),
    .WDATA(WDATA_c[9:0]),
    .WE(WE_c)
);

defparam ram1024x4nr_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram1024x4nr_inst.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
VHDL Instantiation:

```vhdl
ram1024x4nr_inst: SB_RAM1024x4NR
    generic map (    
        INIT_0 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_1 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_2 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_3 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_4 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_5 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_6 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_7 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_8 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_9 => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_A => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_B => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_C => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_D => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_E => X"0000000000000000000000000000000000000000000000000000000000000000",    
        INIT_F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (        RDATA => RDATA_c,        RADDR => RADDR_c,        RCLKN => RCLKN_c,        RCLKE => RCLKE_c,        RE => RE_c,        WADDR => WADDR_c,        WCLK => WCLK_c,        WCLKE => WCLKE_c,        WDATA => WDATA_c,        WE => WE_c    );
```
Verilog Instantiation:

SB_RAM1024x4NW  ram1024x4nw_inst (  
  .RDATA(RDATA_c[3:0]),  
  .RADDR(RADDR_c[9:0]),  
  .RCLK(RCLK_c),  
  .RCLKE(RCLKE_c),  
  .RE(RE_c),  
  .WADDR(WADDR_c[3:0]),  
  .WCLKN(WCLKN_c),  
  .WCLKE(WCLKE_c),  
  .WDATA(WDATA_c[9:0]),  
  .WE(WE_c)  
);
defparam ram1024x4w.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;  
defparam ram1024x4w.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram1024x4nw_inst : SB_RAM1024x4NW  
generic map (  
  INIT_0 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_1 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_2 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_3 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_4 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_5 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_6 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_7 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_8 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_9 => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_A => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_B => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_C => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_D => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_E => x"0000000000000000000000000000000000000000000000000000000000000000",  
  INIT_F => x"0000000000000000000000000000000000000000000000000000000000000000"  
);
SB_RAM1024x4NRNW

SB_RAM1024x4NRNW // Negative edged Read and Write – i.e. RCLKN WRCKLN (RDATA, RCLKN, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);

Verilog Instantiation:

SB_RAM1024x4NRNW

/init_5 = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_6 = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_7 = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_8 = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_9 = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_A = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_B = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_C = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_D = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_E = x"0000000000000000000000000000000000000000000000000000000000000000",
/init_F = x"0000000000000000000000000000000000000000000000000000000000000000"
)}

port map (RDATA => RDATA_c, RADDR => RADDR_c, RCLKN => RCLKN_c, RCLKN => RCLK_c, RCLKE => RCLKE_c, RE => RE_c, WADDR => WADDR_c, WCLKN => WCLKN_c, WCLKE => WCLKE_c, WDATA => WDATA_c, WE => WE_c);

VHDL Instantiation:

```vhdl
ram1024x4nrnw_inst : SB_RAM1024x4NRNW
generic map (  
    INIT_0 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_1 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_2 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_3 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_4 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_5 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_6 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_7 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_8 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_9 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INIT_F => x"0000000000000000000000000000000000000000000000000000000000000000"
  )
```

port map (  
  RDATA => RDATA_c,  
  RADDR => RADDR_c,  
  RCLKN => RCLKN_c,  
  RCLKE => RCLKE_c,  
  RE => RE_c,  
  WADDR => WADDR_c,  
  WCLKN => WCLKN_c,  
  WCLKE => WCLKE_c,  
  WDATA => WDATA_c,  
  WE => WE_c  
);
SB_RAM2048x2

The following modules are the complete list of SB_RAM2048x2 based primitives

**SB_RAM2048x2**

```
SB_RAM2048x2 //Posedge clock RCLK WCLK
(RDATA, RCLK, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);
```

Verilog Instantiation:

```
SB_RAM2048x2 ram2048x2_inst (
    .RDATA(RDATA_c[2:0]),
    .RADDR(RADDR_c[10:0]),
    .RCLK(RCLK_c),
    .RCLKE(RCLKE_c),
    .RE(RE_c),
    .WADDR(WADDR_c[2:0]),
    .WCLK(WCLK_c),
    .WCLKE(WCLKE_c),
    .WDATA(WDATA_c[10:0]),
    .WE(WE_c)
);
```

defparam ram2048x2_inst.INIT_0 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_1 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_2 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_3 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_4 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_5 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst.INIT_6 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_7 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_8 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_9 =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_A =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_B =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_C =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_D =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_E =
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2_inst .INIT_F =
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

Ram2048x2_inst : SB_RAM2048x2
generic map (  
  INIT_0 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_8 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_9 =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_A =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_B =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_C =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_D =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_E =>
    x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_F =>
    x"0000000000000000000000000000000000000000000000000000000000000000"
)
port map (  
  RDATA => RDATA_c,
  RADDR => RADDR_c,
  RCLK => RCLK_c,
  RCLKE => RCLKE_c,
  RE => RE_c,
  WADDR => WADDR_c,
  WCLK => WCLK_c,
  WCLKE => WCLKE_c,
SB_RAM2048x2NR

SB_RAM2048x2NR // Negative edged Read Clock – i.e. RCLKN (RDATA, RCLKN, RCLKE, RE, RADDR, WCLK, WCLKE, WE, WADDR, MASK, WDATA);

SB_RAM2048x2NR ram2048x2nr_inst (  
  .RDATA(RDATA_c[2:0]),  
  .RADDR(RADDR_c[10:0]),  
  .RCLKN(RCLKN_c),  
  .RCLKE(RCLKE_c),  
  .RE(RE_c),  
  .WADDR(WADDR_c[2:0]),  
  .WCLK(WCLK_c),  
  .WCLKE(WCLKE_c),  
  .WDATA(WDATA_c[10:0]),  
  .WE(WE_c)  
);

defparam ram2048x2nr_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nr_inst.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram2048x2nr_inst : SB_RAM2048x2NR
generic map (  
  INIT_0 => x"0000000000000000000000000000000000000000000000000000000000000000"
);
INIT_1 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_4 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_5 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_6 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_7 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_8 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_9 =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_A =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_B =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_C =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_D =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_E =>
X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_F => X"0000000000000000000000000000000000000000000000000000000000000000",
port map (  
  RDATA => RDATA_c,
  RADDR => RADDR_c,
  RCLK => RCLK_c,
  RCLKE => RCLKE_c,
  RE => RE_c,
  WADDR => WADDR_c,
  WCLK => WCLK_c,
  WCLKE => WCLKE_c,
  WDATA => WDATA_c,
  WE => WE_c
);

SB_RAM2048x2NW

SB_RAM2048x2NW // Negative edged Write Clock – i.e. WCLK
(RDATA, RCLK, RCLKE, RE, RADDR, WCLKN, WCLKW, WE, WADDR, MASK, WDATA);

SB_RAM2048x2NW ram2048x2nw_inst (  
  .RDATA(RDATA_c[2:0]),
  .RADDR(RADDR_c[10:0]),
  .RCLK(RCLK_c),
  .RCLKE(RCLKE_c),
  .RE(RE_c),
  .WADDR(WADDR_c[2:0]),
  .WCLKN(WCLKN_c),
  .WCLKE(WCLKE_c),
  .WDATA(WDATA_c[10:0]),
  .WE(WE_c)
);
defparam ram2048x2nw_inst.INIT_0 =  
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_7 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_8 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_9 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nw_inst.INIT_F = 256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram2048x2nw_inst: SB_RAM2048x2NW
generic map (
  INIT_0 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_8 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_9 =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_A =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_B =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_C =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_D =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_E =>
  x"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_F =>
  x"0000000000000000000000000000000000000000000000000000000000000000"
INIT_E => \texttt{x"0000000000000000000000000000000000000000000000000000000000000000"},
INIT_F => \texttt{x"0000000000000000000000000000000000000000000000000000000000000000"

port map (
  RDATA => RDATA_c,
  RADDR => RADDR_c,
  RCLK => RCLK_c,
  RCLKE => RCLKE_c,
  RE => RE_c,
  WADDR => WADDR_c,
  WCLKN => WCLKN_c,
  WCLKE => WCLKE_c,
  WDATA => WDATA_c,
  WE => WE_c
);

\textbf{SB_RAM2048x2NRNW}

\textbf{SB_RAM2048x2NRNW} // Negative edged Read and Write – i.e. RCLKN WRCKLN
(RDATA, RCLKN, RCLKE, RE, RADDR, WCLKN, WCLKE, WE, WADDR, MASK, WDATA);

SB_RAM2048x2NRNW ram2048x2nrrnw_inst ( 
  .RDATA(RDATA_c[2:0]),
  .RADDR(RADDR_c[10:0]),
  .RCLKN(RCLKN_c),
  .RCLKE(RCLKE_c),
  .RE(RE_c),
  .WADDR(WADDR_c[2:0]),
  .WCLKN(WCLKN_c),
  .WCLKE(WCLKE_c),
  .WDATA(WDATA_c[10:0]),
  .WE(WE_c)
);
defparam ram2048x2nrrnw_inst.INIT_0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_2 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_3 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_4 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_5 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_6 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrrnw_inst.INIT_C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrmw_inst .INIT_D = 
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrmw_inst .INIT_E = 
256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram2048x2nrmw_inst .INIT_F = 
256'h0000000000000000000000000000000000000000000000000000000000000000;

VHDL Instantiation:

ram2048x2nrmw_inst : SB_RAM2048x2NRMW
generic map (
  INIT_0 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_1 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_2 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_3 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_4 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_5 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_6 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_7 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_8 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_9 =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_A =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_B =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_C =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_D =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_E =>
  X"0000000000000000000000000000000000000000000000000000000000000000",
  INIT_F =>
  X"0000000000000000000000000000000000000000000000000000000000000000"
)
port map ( 
  RDATA => RDATA_c, 
  RADDR => RADDR_c, 
  RCLKN => RCLKN_c, 
  RCLKE => RCLKE_c, 
  RE => RE_c, 
  WADDR => WADDR_c, 
  WCLKN=> WCLKN_c, 
  WCLKE => WCLKE_c, 
  WDATA => WDATA_c, 
  WE => WE_c 
);
**SB_RAM40_4K**

SB_RAM40_4K is the basic physical RAM primitive which can be instantiated and configured to different depth and dataports. The SB_RAM40_4K block has a size of 4K bits with separate write and read ports, each with independent control signals. By default, input and output data is 16 bits wide, although the data width is configurable using the READ_MODE and WRITE_MODE parameters. The data contents of the SB_RAM40_4K block are optionally pre-loaded during ICE device configuration.

**SB_RAM40_4K Naming Convention Rules**

<table>
<thead>
<tr>
<th>RAM Primitive Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SB_RAM40_4K</td>
<td>Posedge Read clock, Posedge Write clock</td>
</tr>
<tr>
<td>SB_RAM40_4KNR</td>
<td>Negedge Read clock, Posedge Write clock</td>
</tr>
<tr>
<td>SB_RAM40_4KNW</td>
<td>Posedge Read clock, Negedge Write clock</td>
</tr>
<tr>
<td>SB_RAM40_4KRNW</td>
<td>Negedge Read clock, Negedge Write clock</td>
</tr>
</tbody>
</table>

The following table lists the signals for both ports.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDATA[15:0]</td>
<td>Input</td>
<td>Write Data input</td>
</tr>
<tr>
<td>MASK[15:0]*</td>
<td>Input</td>
<td>Bit-line Write Enable input, active low. Applicable only when WRITE_MODE parameter is set to 0.</td>
</tr>
<tr>
<td>WADDR[7:0]</td>
<td>Input</td>
<td>Write Address input. Selects up to 256 possible locations</td>
</tr>
<tr>
<td>WE</td>
<td>Input</td>
<td>Write Enable input, active high</td>
</tr>
<tr>
<td>WCLK</td>
<td>Input</td>
<td>Write Clock input, rising-edge active</td>
</tr>
<tr>
<td>WCLKE</td>
<td>Input</td>
<td>Write Clock Enable input</td>
</tr>
<tr>
<td>RDATA[15:0]</td>
<td>Output</td>
<td>Read Data output</td>
</tr>
<tr>
<td>RADDR[7:0]</td>
<td>Input</td>
<td>Read Address input. Selects one of 256 possible locations</td>
</tr>
<tr>
<td>RE</td>
<td>Input</td>
<td>Read Enable input, active high</td>
</tr>
<tr>
<td>RCLK</td>
<td>Input</td>
<td>Read Clock input, rising-edge active</td>
</tr>
<tr>
<td>RCLKE</td>
<td>Input</td>
<td>Read Clock Enable input</td>
</tr>
</tbody>
</table>

*Note: The asterisk (*) denotes an input signal that is active low.*
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT_0, ..., INIT_F</td>
<td>RAM Initialization Data. Passed using 16 parameter strings, each comprising 256 bits. (16x256=4096 total bits)</td>
<td>INIT_0 to INIT_F</td>
<td>Initialize the RAM with predefined value</td>
</tr>
<tr>
<td>WRITE_MODE</td>
<td>Sets the RAM block write port configuration</td>
<td>0</td>
<td>256x16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>512x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td>1024x4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>2048x2</td>
</tr>
<tr>
<td>READ_MODE</td>
<td>Sets the RAM block read port configuration</td>
<td>0</td>
<td>256x16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>512x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td>1024x4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>2048x2</td>
</tr>
</tbody>
</table>

**SB_RAM40_4K**

Verilog Instantiation:

```verilog
// Physical RAM Instance without Pre Initialization
SB_RAM40_4K ram40_4kinst_physical (  
 .RDATA(RDATA),  
 .RADDR(RADDR),  
 .WADDR(WADDR),  
 .MASK(MASK),  
 .WDATA(WDATA),  
 .RCLKE(RCLKE),  
 .RCLK(RCLK),  
 .RE(RE),  
 .WCLK(WCLK),  
 .WE(WE)
);

// Physical RAM Instance without Pre Initialization
SB_RAM40_4K ram40_4kinst_physical (  
 .RDATA(RDATA),  
 .RADDR(RADDR),  
 .WADDR(WADDR),  
 .MASK(MASK),  
 .WDATA(WDATA),  
 .RCLKE(RCLKE),  
 .RCLK(RCLK),  
 .RE(RE),  
 .WCLK(WCLK),  
 .WE(WE)
);

defparam ram40_4kinst_physical.READ_MODE=0;
defparam ram40_4kinst_physical.WRITE_MODE=0;
```

VHDL Instantiation:

```vhdl
-- Physical RAM Instance without Pre Initialization

ram40_4kinst_physical : SB_RAM40_4K

generic map (  
 READ_MODE => 0,  
 WRITE_MODE= >0  
);

generic map (  
 RDATA=>RDATA,  
 RADDR=>RADDR,  
 WADDR=WADDR,  
 MASK=>MASK,  
 WDATA=>WDATA,  
 RCLKE=>RCLKE,  
 RCLK=>RCLK,  
 RE=>RE,  
 WCLK=>WCLK,  
 WE=>WE  
);
```

**ICE Technology Library**

Lattice Semiconductor Corporation Confidential
SB_RAM40_4KNR

Verilog Instantiation:

// Physical RAM Instance without Pre Initialization
SB_RAM40_4KNR ram40_4knrirninst_physical (  
  .RDATA(RDATA),  
  .RADDR(RADDR),  
  .WADDR(WADDR),  
  .MASK(MASK),  
  .WDATA(WDATA),  
  .RCLKE(RCLKE),  
  .RCLKN(RCLKN),  
  .RE(RE),  
  .WCLKE(WCLKE),  
  .WCLK(WCLK),  
  .WE(WE)  
);
defparam ram40_4knrirninst_physical.READ_MODE=0;
defparam ram40_4knrirninst_physical.WRITE_MODE=0;

VHDL Instantiation:

-- Physical RAM Instance without Pre Initialization
ram40_4knrirninst_physical : SB_RAM40_4KNR  
generic map (  
  READ_MODE => 0,  
  WRITE_MODE=> 0  
)  
port map (  
  RDATA=>RDATA,  
  RADDR=>RADDR,  
  WADDR=>WADDR,  
  MASK=>MASK,  
  WDATA=>WDATA,  
  RCLKE=>RCLKE,  
  RCLKN=>RCLKN,  
  RE=>RE,  
  WCLKE=>WCLKE,  
  WCLK=>WCLK,  
  WE=>WE  
);
SB_RAM40_4KNW

Verilog Instantiation:

// Physical RAM Instance without Pre Initialization

SB_RAM40_4KNW ram40_4knwinst_physical (  
  .RDATA(RDATA),  
  .RADDR(RADDR),  
  .WADDR(WADDR),  
  .MASK(MASK),  
  .WDATA(WDATA),  
  .RCLKE(RCLKE),  
  .RCLK(RCLK),  
  .RE(RE),  
  .WCLKE(WCLKE),  
  .WCLKN(WCLKN),  
  .WE(WE)  
);

defparam ram40_4knwinst_physical.READ_MODE=0;
defparam ram40_4knwinst_physical.WRITE_MODE=0;

VHDL Instantiation:

-- Physical RAM Instance without Pre Initialization

ram40_4knwinst_physical : SB_RAM40_4KNW  
generic map (  
  READ_MODE => 0,  
  WRITE_MODE => 0  
)
port map (  
  RDATA=>RDATA,  
  RADDR=>RADDR,  
  WADDR=>WADDR,  
  MASK=>MASK,  
  WDATA=>WDATA,  
  RCLKE=>RCLKE,  
  RCLK=>RCLK,  
  RE=>RE,  
  WCLKE=>WCLKE,  
  WCLKN=>WCLKN,  
  WE=>WE  
);
**SB_RAM40_4KNRNW**

Verilog Instantiation:

```verilog
// Physical RAM Instance without Pre Initialization
SB_RAM40_4KNRNW ram40_4knnwinst_physical (  
  .RDATA(RDATA),  
  .RADDR(RADDR),  
  .WADDR(WADDR),  
  .MASK(MASK),  
  .WDATA(WDATA),  
  .RCLKE(RCLKE),  
  .RCLKN(RCLKN),  
  .RE(RE),  
  .WCLKE(WCLKE),  
  .WCLKN(WCLKN),  
  .WE(WE)  
);
```
defparam ram40_4knnwinst_physical.READ_MODE=0;
defparam ram40_4knnwinst_physical.WRITE_MODE=0;

VHDL Instantiation:

```vhdl
-- Physical RAM Instance without Pre Initialization
ram40_4knnwinst_physical : SB_RAM40_4KNRNW  
generic map (  
  READ_MODE => 0,  
  WRITE_MODE= >0  
)
port map (  
  RDATA=>RDATA,  
  RADDR=>RADDR,  
  WADDR=>WADDR,  
  MASK=>MASK,  
  WDATA=>WDATA,  
  RCLKE=>RCLKE,  
  RCLKN=>RCLKN,  
  RE=>RE,  
  WCLKE=>WCLKE,  
  WCLKN=>WCLKN,  
  WE=>WE  
);
```
IO Primitives

SB_IO
The SB_IO block contains five registers. The following figure and Verilog template illustrate the complete user accessible logic diagram, and its Verilog instantiation.

Default Signal Values
The iCEcube2 software assigns the logic ‘0’ value to all unconnected input ports except for CLOCK_ENABLE.

Note that explicitly connecting a logic ‘1’ value to port CLOCK_ENABLE will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user’s intention is to keep the Input and Output registers always enabled, it is recommended that port CLOCK_ENABLE be left unconnected.
**Input and Output Pin Function Tables**

Input and Output functions are independently selectable via PIN_TYPE [1:0] and PIN_TYPE [5:2] parameter settings respectively. Specific IO functions are defined by the combination of both attributes. This means that the complete number of combinations is 64, although some combinations are not valid and not defined below.

Note that the selection of IO Standards such as SSTL and LVCMOS are not defined by these tables.

### Input Pin Function Table

<table>
<thead>
<tr>
<th>#</th>
<th>Pin Function Mnemonic</th>
<th>PIN_TYPE[1:0]</th>
<th>Functional Description of Package Pin Input Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PIN_INPUT</td>
<td>0 1</td>
<td>Simple input pin (D_IN_0)</td>
</tr>
<tr>
<td>2</td>
<td>PIN_INPUT_LATCH</td>
<td>1 1</td>
<td>Disables internal data changes on the physical input pin by latching the value.</td>
</tr>
<tr>
<td>3</td>
<td>PIN_INPUT_REGISTERED</td>
<td>0 0</td>
<td>Input data is registered in input cell</td>
</tr>
<tr>
<td>4</td>
<td>PIN_INPUT_REGISTERED_LATCH</td>
<td>1 0</td>
<td>Disables internal data changes on the physical input pin by latching the value on the input register</td>
</tr>
<tr>
<td>5</td>
<td>PIN_INPUT_DDR</td>
<td>0 0</td>
<td>Input 'DDR' data is clocked out on rising and falling clock edges. Use the D_IN_0 and D_IN_1 pins for DDR operation.</td>
</tr>
</tbody>
</table>

### Output Pin Function Table

<table>
<thead>
<tr>
<th>#</th>
<th>Pin Function Mnemonic</th>
<th>PIN_TYPE[5:2]</th>
<th>Functional Description of Package Pin Output Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PIN_NO_OUTPUT</td>
<td>0 0 0 0</td>
<td>Disables the output function</td>
</tr>
<tr>
<td>2</td>
<td>PIN_OUTPUT</td>
<td>0 1 1 0</td>
<td>Simple output pin, (no enable)</td>
</tr>
<tr>
<td>3</td>
<td>PIN_OUTPUT_TRISTATE</td>
<td>1 0 1 0</td>
<td>The output pin may be tristated using the enable</td>
</tr>
<tr>
<td>4</td>
<td>PIN_OUTPUT_ENABLE_REGISTERED</td>
<td>1 1 1 0</td>
<td>The output pin may be tristated using a registered enable signal</td>
</tr>
<tr>
<td>5</td>
<td>PIN_OUTPUT_REGISTERED</td>
<td>0 1 0 1</td>
<td>Output registered, (no enable)</td>
</tr>
<tr>
<td>6</td>
<td>PIN_OUTPUT_REGISTERED_ENABLE</td>
<td>1 0 0 1</td>
<td>Output registered with enable (enable is not registered)</td>
</tr>
<tr>
<td>7</td>
<td>PIN_OUTPUT_REGISTERED_ENABLE_REGISTERED</td>
<td>1 1 0 1</td>
<td>Output registered and enable registered</td>
</tr>
<tr>
<td>8</td>
<td>PIN_OUTPUT_DDR</td>
<td>0 1 0 0</td>
<td>Output 'DDR' data is clocked out on rising and falling clock edges</td>
</tr>
<tr>
<td>9</td>
<td>PIN_OUTPUT_DDR_ENABLE</td>
<td>1 0 0 0</td>
<td>Output data is clocked out on rising and falling clock edges</td>
</tr>
<tr>
<td>10</td>
<td>PIN_OUTPUT_DDR_ENABLE_REGISTERED</td>
<td>1 1 0 0</td>
<td>Output 'DDR' data with registered enable signal</td>
</tr>
<tr>
<td>11</td>
<td>PIN_OUTPUT_REGISTERED_INVERTED</td>
<td>0 1 1 1</td>
<td>Output registered signal is inverted</td>
</tr>
<tr>
<td>12</td>
<td>PIN_OUTPUT_REGISTERED_ENABLE_INVERTED</td>
<td>1 0 1 1</td>
<td>Output signal is registered and inverted, (no enable function)</td>
</tr>
<tr>
<td>13</td>
<td>PIN_OUTPUT_REGISTERED_ENABLE_REGISTERED_INVERTED</td>
<td>1 1 1 1</td>
<td>Output signal is registered and inverted, the enable/tristate control is registered.</td>
</tr>
</tbody>
</table>
Syntax Verilog Use

Output Pin Function is the bit vector associated with PIN_TYPE [5:2] and Input Pin Function is the bit vector associated with PIN_TYPE [1:0], resulting in a 6 bit value PIN_TYPE [5:0]

```
    defparam my_generic_IO.PIN_TYPE = 6'b{Output Pin Function, Input Pin Function};
```

DDR IO Configuration

The following setting configures the SB_IO into a DDR IO.

```
    defparam my_DDR_IO.PIN_TYPE = 6'b100000;
    // PIN_TYPE [5:2] = 1000
    // PIN_TYPE [1:0] = 00
```

This creates a DDR IO pin whereby the input data is clocked in on both the rising and falling input clock edges.

The output 'DDR' data is clocked out on rising and falling output clock edges, and the output may be tri-stated, using the output enable port of the SB_IO.

High Drive SB_IO

IO’s in iCE40/iCE40LM device can be configured with different drive strengths to increase the IO output current. To configure an SB_IO with specific drive value, the user needs to specify the “DRIVE_STRENGTH” synthesis attribute on the SB_IO instance and the IO should be configured as output-only registered IO.

Synthesis Attribute Syntax:

```
    /* synthesis DRIVE_STRENGTH = <Drive value> */
```

### Drive Value:

<table>
<thead>
<tr>
<th>Drive Strength Value</th>
<th>Description.</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1</td>
<td>Default drive strength. No replication of SB_IO.</td>
</tr>
<tr>
<td>x2</td>
<td>Increase default drive strength by 2. SB_IO replicated once.</td>
</tr>
<tr>
<td>x3</td>
<td>Increase default drive strength by 3. SB_IO replicated twice.</td>
</tr>
</tbody>
</table>

Note: High drive SB_IO is available only in selected iCE40/iCE40LM packages. Refer to Chapter 12 in iCEcube2_userguide for the list of supported device packages.
Pull Up Resistor Configuration.

For iCE40UL device, user can configure the internal pull up resistor strength of an IO to a predefined resistor value via attribute settings. By default, all the IO's are weakly pulled up by 100K internal resistor. The PULLUP_RESISTOR attribute is effective only when PULLUP parameter is set to 1.

Synthesis Attribute Syntax:

```verbatim
/* synthesis PULLUP_RESISTOR = "3P3K" */
```

<table>
<thead>
<tr>
<th>Resistor Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;3P3K&quot;</td>
<td>Pull up resistor level is 3.3K.</td>
</tr>
<tr>
<td>&quot;6P8K&quot;</td>
<td>Pull up resistor level is 6.8K.</td>
</tr>
<tr>
<td>&quot;10K&quot;</td>
<td>Pull up resistor level is 10K.</td>
</tr>
<tr>
<td>&quot;100K&quot;</td>
<td>Pull up resistor level is 100K. (Default)</td>
</tr>
</tbody>
</table>

Note: PULLUP_RESISTOR attribute is supported only for iCE40UL devices.

Verilog Instantiation

```verilog
SB_IO   IO_PIN_INST
(
 .PACKAGE_PIN (Package_Pin),          // User's Pin signal name
 .LATCH_INPUT_VALUE (latch_input_value),  // Latches/holds the Input value
 .CLOCK_ENABLE (clock_enable),        // Clock Enable common to input and output clock
 .INPUT_CLK (input_clk),              // Clock for the input registers
 .OUTPUT_CLK (output_clk),            // Clock for the output registers
 .OUTPUT_ENABLE (output_enable),      // Output Pin Tristate/Enable control
 .D_OUT_0 (d_out_0),                  // Data 0 – out to Pin/Rising clk edge
 .D_OUT_1 (d_out_1),                  // Data 1 – out to Pin/Falling clk edge
 .D_IN_0 (d_in_0),                    // Data 0 – Pin input/Rising clk edge
 .D_IN_1 (d_in_1)                     // Data 1 – Pin input/Falling clk edge
);
/* synthesis DRIVE_STRENGTH= x2 */;
```

defparam IO_PIN_INST.PIN_TYPE = 6'b000000;  // See Input and Output Pin Function Tables. Default value of PIN_TYPE = 6'b000000 i.e. an input pad, with the input signal registered.
defparam IO_PIN_INST.PULLUP = 1'b0;        // By default, the IO will have NO pull up. This parameter is used only on bank 0, 1, and 2. Ignored when it is placed at bank 3
defparam IO_PIN_INST.NEG_TRIGGER = 1'b0;    // Specify the polarity of all FFs in the IO to be falling edge when NEG_TRIGGER = 1. Default is rising edge.
defparam IO_PIN_INST.IO_STANDARD = "SB_LVCMOS";  // Other IO standards are supported in bank 3 only: SB_SSTL2_CLASS_2, SB_SSTL2_CLASS_1, // SB_SSTL18_FULL, SB_SSTL18_HALF, SB_MDDR10, // SB_MDDR8, SB_MDDR4, SB_MDDR2 etc.
Global Buffer Primitives

SB_GB_IO

Default Signal Values
The iCEcube2 software assigns the logic ‘0’ value to all unconnected input ports except for CLOCK_ENABLE.

Note that explicitly connecting a logic ‘1’ value to port CLOCK_ENABLE will result in a non-optimal implementation, since an extra LUT will be used to generate the Logic ‘1’. If the user's intention is to keep the Input and Output registers always enabled, it is recommended that port CLOCK_ENABLE be left unconnected.

Verilog Instantiation

SB_GB_IO My_Clock_Buffer_Package_Pin (  // A users external Clock reference
  .PACKAGE_PIN (Package_Pin),        // pin
  .LATCH_INPUT_VALUE (latch_input_value),  // User's Pin signal name
  .CLOCK_ENABLE (clock_enable),        // Latches/holds the Input value
  )                                   // Clock Enable common to input and
                                        // output clock
.INPUT_CLK (input_clk),  // Clock for the input registers
.OUTCLK (output_clk),    // Clock for the output registers
.OUTPUT_ENABLE (output_enable),  // Output Pin Tristate/Enable
.control
.D_OUT_0 (d_out_0),     // Data 0 – out to Pin/Rising clk
.edge
.D_OUT_1 (d_out_1),     // Data 1 – out to Pin/Falling clk
.edge
.D_IN_0 (d_in_0),       // Data 0 – Pin input/Rising clk
.edge
.D_IN_1 (d_in_1)        // Data 1 – Pin input/Falling clk
.edge

GLOBAL_BUFFER_OUTPUT (Global_Buffered_User_Clock)
// Example use – clock buffer
// driven from the input pin
);
defparam  My_Clock_Buffer_Package_Pin.PIN_TYPE = 6'b000000;
// See Input and Output Pin Function Tables.
// Default value of PIN_TYPE = 6'000000 i.e.
// an input pad, with the input signal
// registered

Note that this primitive is a superset of the SB_IO primitive, and includes the connectivity to drive a Global Buffer. For example SB_GB_IO pins are likely to be used for external Clocks.

**SB_GB Primitive**

![](image)

**Verilog Instantiation**

SB_GB My_Global_Buffer_i (  // Required for a user’s internally generated
  // FPGA signal that is heavily loaded and
  // requires global buffering. For example, a
  // user’s logic-generated clock.

.USER_SIGNAL_TO_GLOBAL_BUFFER (Users_internal_clk),
.GLOBAL_BUFFER_OUTPUT (Global_Buffered_User_Signal)
);

PLL Primitives

The Phase Lock Loop (PLL) function is offered as a feature in certain iCE device packages.

It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.

iCE40 PLL Primitives

There are 5 primitives that represent the PLL function in the iCEcube2 software viz. SB_PLL40_CORE, SB_PLL40_PAD, SB_PLL40_2_PAD, SB_PLL40_2F_CORE and SB_PLL40_2F_PAD for the ice40 device family. A short description of each primitive and its ports/parameters is provided in the following sections.

It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.

SB_PLL40_CORE

The SB_PLL40_CORE primitive should be used when the source clock of the PLL is driven by FPGA routing i.e. when the PLL source clock originates on the FPGA or is driven by an input pad that is not in the bottom IO bank (IO Bank 2).

![SB_PLL40_CORE Diagram]

**Ports**

**REFERENCECLK**: PLL source clock that serves as the input to the SB_PLL40_CORE primitive.

**_PLLOUTGLOBAL**: Output clock generated by the PLL, drives a global clock network on the FPGA.

**_PLLOUTCORE**: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBAL port.

**LOCK**: Output port, when HIGH, indicates that the signal on PLLOUTGLOBAL/PLLOUTCORE is locked to the PLL source on REFERENCECLK.

**EXTFEEDBACK**: External feedback input to PLL. Enabled when the FEEDBACK_PATH parameter is set to EXTERNAL.
**DYNAMICDELAY:** 7 bit input bus that enables dynamic control of the delay contributed by the Fine Delay Adjust Block. The Fine Delay Adjust Block is used when there is a need to adjust the phase alignment of PLLOUTGLOBAL/PLLOUTCORE with respect to REFERENCECLK. The DYNAMICDELAY port controls are enabled when the DELAY_ADJUSTMENT_MODE parameter is set to DYNAMIC.

**RESETB:** Active low input that asynchronously resets the PLL.

**BYPASS:** Input signal, when asserted, connects the signal on REFERENCECLK to PLLOUTCORE/PLLOUTGLOBAL pins.

**LATCHINPUTVALUE:** Active high input, when enabled, forces the PLL into low-power mode. The PLLOUTGLOBAL/PLLOUTCORE pins are held static at their last value. This function is enabled when the parameter ENABLE_ICEGATE is set to ‘1’.

**SCLK, SDI, SDO:** These pins are used only for internal testing purposes, and need not be instantiated by users.

**Parameters**
The SB_PLL40_CORE primitive requires configuration through the specification of the following parameters. It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEEDBACK_PATH</td>
<td>Selects the feedback path to the PLL</td>
<td>SIMPLE</td>
<td>Feedback is internal to the PLL, directly from VCO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DELAY</td>
<td>Feedback is internal to the PLL, through the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PHASE_AND_DELAY</td>
<td>Feedback is internal to the PLL, through the Phase Shifter and the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXTERNAL</td>
<td>Feedback path is external to the PLL, and connects to EXTFEEDBACK pin. Also uses the Fine Delay Adjust Block.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_FEEDBACK</td>
<td>Selects the mode for the Fine Delay Adjust block in the feedback path</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_FEEDBACK parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[3:0] pins</td>
</tr>
<tr>
<td>FDA_FEEDBACK</td>
<td>Sets a constant value for the Fine Delay Adjust Block in the feedback path</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBAL &amp; PLLOUTCORE signals are delay compensated by (n+1)*150 ps, where n = FDA_FEEDBACK only if the setting of the DELAY_ADJUSTMENT_MODE_FEEDBACK is FIXED.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_RELATIVE</td>
<td>Selects the mode for the Fine Delay Adjust block</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_RELATIVE parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[7:4] pins</td>
</tr>
<tr>
<td>FDA_RELATIVE</td>
<td>Sets a constant value for the Fine Delay Adjust Block</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are additionally delayed by (n+1)*150 ps, where n = FDA_RELATIVE. Used if DELAY_ADJUSTMENT_MODE_RELATIVE is “FIXED”.</td>
</tr>
<tr>
<td>SHIFTREG_DIV_MODE</td>
<td>Selects shift register configuration</td>
<td>0,1</td>
<td>Used when FEEDBACK_PATH is “PHASE_AND_DELAY”. 0→Divide by 4 1→Divide by 7</td>
</tr>
<tr>
<td>PLLOUT_SELECT</td>
<td>Selects the signal to be output at the PLLOUTCORE and PLLOUTGLOBAL ports</td>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output without any phase shift.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output. No phase shift.</td>
</tr>
<tr>
<td>DIVR</td>
<td>REFERENCECLK divider</td>
<td>0,1,2,…,15</td>
<td>These parameters are used to</td>
</tr>
</tbody>
</table>

**ICE Technology Library**  
**Lattice Semiconductor Corporation Confidential**
<table>
<thead>
<tr>
<th>DIVF</th>
<th>Feedback divider</th>
<th>0,1,...,63</th>
<th>control the output frequency, depending on the FEEDBACK_PATH setting.</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVQ</td>
<td>VCO Divider</td>
<td>1,2,...,6</td>
<td></td>
</tr>
<tr>
<td>FILTER_RANGE</td>
<td>PLL Filter Range</td>
<td>0,1,...,7</td>
<td></td>
</tr>
<tr>
<td>EXTERNAL_DIVIDE_FACTOR</td>
<td>Divide-by factor of a divider in external feedback path</td>
<td>User specified value. Default 1</td>
<td>Specified only when there is a user-implemented divider in the external feedback path.</td>
</tr>
<tr>
<td>ENABLE_ICEGATE</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
</tbody>
</table>
**SB_PLL40_PAD**

The SB_PLL40_PAD primitive should be used when the source clock of the PLL is driven by an input pad that is located in the bottom IO bank (IO Bank 2) or the top IO bank (IO Bank 0), and the source clock is not required inside the FPGA.

Ports

**PACKAGEPIN**: PLL REFERENCE CLOCK pin that serves as the input to the SB_PLL40_PAD primitive.

**PLLOUTGLOBAL**: Output clock generated by the PLL, drives a global clock network on the FPGA.

**PLLOUTCORE**: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBAL port.

**LOCK**: Output port, when HIGH, indicates that the signal on PLLOUTGLOBAL/PLLOUTCORE is locked to the PLL source on PACKAGEPIN.

**EXTFEEDBACK**: External feedback input to PLL. Enabled when the FEEDBACK_PATH parameter is set to EXTERNAL.

**DYNAMICDELAY**: 7 bit input bus that enables dynamic control of the delay contributed by the Fine Delay Adjust Block. The Fine Delay Adjust Block is used when there is a need to adjust the phase alignment of PLLOUTGLOBAL/PLLOUTCORE with respect to PACKAGEPIN. The DYNAMICDELAY port controls are enabled when the DELAY_ADJUSTMENT_MODE parameter is set to DYNAMIC.

**RESETB**: Active low input that asynchronously resets the PLL.

**BYPASS**: Input signal, when asserted, connects the signal on PACKAGEPIN to PLLOUTCORE/PLLOUTGLOBAL pins.

**LATCHINPUTVALUE**: Active high input, when enabled, forces the PLL into low-power mode. The PLLOUTGLOBAL/PLLOUTCORE pins are held static at their last value. This function is enabled when the parameter ENABLE_ICEGATE is set to ‘1’.

**SCLK, SDI, SDO**: These pins are used only for internal testing purposes, and need not be instantiated by users.
Parameters
The SB_PLL40_PAD primitive requires configuration through the specification of the following parameters. It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEEDBACK_PATH</td>
<td>Selects the feedback path to the PLL</td>
<td>SIMPLE</td>
<td>Feedback is internal to the PLL, directly from VCO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DELAY</td>
<td>Feedback is internal to the PLL, through the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PHASE_AND_DELAY</td>
<td>Feedback is internal to the PLL, through the Phase Shifter and the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXTERNAL</td>
<td>Feedback path is external to the PLL, and connects to EXTFEEDBACK pin. Also uses the Fine Delay Adjust Block.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_FEEDBACK</td>
<td>Selects the mode for the Fine Delay Adjust block in the feedback path</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_FEEDBACK parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY [3:0] pins</td>
</tr>
<tr>
<td>FDA_FEEDBACK</td>
<td>Sets a constant value for the Fine Delay Adjust Block in the feedback path</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBAL &amp; PLLOUTCORE signals are delay compensated by (n+1)*150 ps, where n = FDA_FEEDBACK only if the setting of the DELAY_ADJUSTMENT_MODE_FEEDBACK is FIXED.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_RELATIVE</td>
<td>Selects the mode for the Fine Delay Adjust block</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_RELATIVE parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY [7:4] pins</td>
</tr>
<tr>
<td>FDA_RELATIVE</td>
<td>Sets a constant value for the Fine Delay Adjust Block</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are additionally delayed by (n+1)*150 ps, where n = FDA_RELATIVE. Used if DELAY_ADJUSTMENT_MODE_RELATIVE is “FIXED”.</td>
</tr>
<tr>
<td>SHIFTREG_DIV_MODE</td>
<td>Selects shift register configuration</td>
<td>0,1</td>
<td>Used when FEEDBACK_PATH is “PHASE_AND_DELAY”. 0→Divide by 4 1→Divide by 7</td>
</tr>
<tr>
<td>PLLOUT_SELECT</td>
<td>Selects the signal to be output at the PLLOUTCORE and PLLOUTGLOBAL ports</td>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output without any phase shift.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output. No phase shift.</td>
</tr>
<tr>
<td>DIVR</td>
<td>REFERENCECLK divider</td>
<td>0,1,2,…,15</td>
<td>These parameters are used to</td>
</tr>
<tr>
<td>ICE</td>
<td>DIVF</td>
<td>Feedback divider</td>
<td>0,1,...,63</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-----------------</td>
<td>-----------</td>
</tr>
<tr>
<td>ICE</td>
<td>DIVQ</td>
<td>VCO Divider</td>
<td>1,2,...,6</td>
</tr>
<tr>
<td>ICE</td>
<td>FILTER_RANGE</td>
<td>PLL Filter Range</td>
<td>0,1,...,7</td>
</tr>
<tr>
<td>ICE</td>
<td>EXTERNAL_DIVIDE_FACTOR</td>
<td>Divide-by factor of a divider in external feedback path</td>
<td>User specified value. Default 1</td>
</tr>
<tr>
<td>ICE</td>
<td>ENABLE_ICEGATE</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
</tr>
<tr>
<td>ICE</td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>
**SB_PLL40_2_PAD**

The SB_PLL40_2_PAD primitive should be used when the source clock of the PLL is driven by an input pad that is located in the bottom IO bank (IO Bank 2) or the top IO bank (IO Bank 0), and in addition to the PLL output, the source clock is also required inside the FPGA.

![SB_PLL40_2_PAD Diagram](image)

**Ports**

- **PACKAGEPIN**: PLL REFERENCE CLOCK pin that serves as the input to the SB_PLL40_2_PAD primitive.

- **PLLOUTGLOBALA**: The signal on PACKAGEPIN appears on the FPGA at this pin, and drives a global clock network on the FPGA. Do not use this pin in an external feedback path to the PLL.

- **PLLOUTCOREA**: The signal on PACKAGEPIN appears on the FPGA at this pin, which drives regular FPGA routing. Do not use this pin in an external feedback path to the PLL.

- **PLLOUTGLOBALB**: Output clock generated by the PLL, drives a global clock network on the FPGA.

- **PLLOUTCOREB**: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBAL port.

- **LOCK**: Output port, when HIGH, indicates that the signal on PLLOUTGLOBALB/PLLOUTCOREB is locked to the PLL source on PACKAGEPIN.

- **EXTFEEDBACK**: External feedback input to PLL. Enabled when the FEEDBACK_PATH parameter is set to EXTERNAL.

- **DYNAMICDELAY**: 4 bit input bus that enables dynamic control of the delay contributed by the Fine Delay Adjust Block. The Fine Delay Adjust Block is used when there is a need to adjust the phase alignment of PLLOUTGLOBAL/PLLOUTCORE with respect to PACKAGEPIN. The DYNAMICDELAY port controls are enabled when the DELAY_ADJUSTMENT_MODE parameter is set to DYNAMIC.

- **RESET**: Active low input that asynchronously resets the PLL.

- **BYPASS**: Input signal, when asserted, connects the signal on PACKAGEPIN to PLLOUTCORE/PLLOUTGLOBAL pins.
LATCHINPUTVALUE: Active high input, when enabled, forces the PLL into low-power mode. The PLLOUTGLOBALA/PLLOUTCOREA pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTA is set to ‘1’, and the LATCHINPUTVALUE signal is asserted. The PLLOUTGLOBALB/PLLOUTCOREB pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTB is set to ‘1’, and the LATCHINPUTVALUE signal is asserted.

SCLK, SDI, SDO: These pins are used only for internal testing purposes, and need not be instantiated by users.

Parameters
The SB_PLL40_2_PAD primitive requires configuration through the specification of the following parameters. It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEEDBACK_PATH</td>
<td>Selects the feedback path to the PLL</td>
<td>SIMPLE</td>
<td>Feedback is internal to the PLL, directly from VCO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DELAY</td>
<td>Feedback is internal to the PLL, through the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PHASE_AND_DELAY</td>
<td>Feedback is internal to the PLL, through the Phase Shifter and the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXTERNAL</td>
<td>Feedback path is external to the PLL, and connects to EXTFEEDBACK pin. Also uses the Fine Delay Adjust Block.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_FEEDBACK</td>
<td>Selects the mode for the Fine Delay Adjust block in the feedback path</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_FEEDBACK parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[3:0] pins</td>
</tr>
<tr>
<td>FDA_FEEDBACK</td>
<td>Sets a constant value for the Fine Delay Adjust Block in the feedback path</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBAL &amp; PLLOUTCORE signals are delay compensated by ((n+1)\times150) ps, where (n = FDA_FEEDBACK) only if the setting of the DELAY_ADJUSTMENT_MODE_FEEDBACK is FIXED.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_RELATIVE</td>
<td>Selects the mode for the Fine Delay Adjust block</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_RELATIVE parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[7:4] pins</td>
</tr>
<tr>
<td>FDA_RELATIVE</td>
<td>Sets a constant value for the Fine Delay Adjust Block</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are delayed w.r.t. the Port B signals, by ((n+1)\times150) ps, where (n = FDA_RELATIVE). Used if DELAY_ADJUSTMENT_MODE_RELATIVE is “FIXED”.</td>
</tr>
<tr>
<td>SHIFTREG_DIV_MODE</td>
<td>Selects shift register configuration</td>
<td>0,1</td>
<td>Used when FEEDBACK_PATH is “PHASE_AND_DELAY”: 0→Divide by 4 1→Divide by 7</td>
</tr>
<tr>
<td>PLLOUT_SELECT_PORTB</td>
<td>Selects the signal to be output at the PLLOUTCOREB and PLLOUTGLOBALB ports</td>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output to PortB. No phase shift.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output to PORTB. No phase shift.</td>
</tr>
<tr>
<td>DIVR</td>
<td>REFERENCECLK divider</td>
<td>0,1,2,…,15</td>
<td>These parameters are used to control the output frequency, depending on the FEEDBACK_PATH setting.</td>
</tr>
<tr>
<td>--------------</td>
<td>----------------------</td>
<td>------------</td>
<td>--------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>DIVF</td>
<td>Feedback divider</td>
<td>0,1,…,63</td>
<td></td>
</tr>
<tr>
<td>DIVQ</td>
<td>VCO Divider</td>
<td>1,2,…,6</td>
<td></td>
</tr>
<tr>
<td>FILTER_RANGE</td>
<td>PLL Filter Range</td>
<td>0,1,…,7</td>
<td></td>
</tr>
<tr>
<td>EXTERNAL_DIVIDE_FACTOR</td>
<td>Divide-by factor of a divider in external feedback path</td>
<td>User specified value. Default 1</td>
<td>Specified only when there is a user-implemented divider in the external feedback path.</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTA</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTB</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
</tbody>
</table>

**SB_PLL40_2F_CORE**

The SB_PLL40_2F_CORE primitive should be used when PLL is used to generate 2 different output frequencies, and the source clock of the PLL is driven by FPGA routing i.e. when the PLL source clock originates on the FPGA.

**Ports**

*REFERENCECLK*: PLL source clock that serves as the input to the SB_PLL40_2F_CORE primitive.

*PLLOUTGLOBALA*: Output clock generated by the PLL, drives a global clock network on the FPGA.

*PLLOUTCOREA*: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBALA port.

*PLLOUTGLOBALB*: Output clock generated by the PLL, drives a global clock network on the FPGA.

*PLLOUTCOREB*: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBALB port.

*LOCK*: Output port, when HIGH, indicates that the signal on PLLOUTGLOBALB/PLLOUTCOREB is locked to the PLL source on PACKAGEPIN.
**EXTFEEDBACK**: External feedback input to PLL. Enabled when the FEEDBACK_PATH parameter is set to EXTERNAL.

**DYNAMICDELAY**: 4 bit input bus that enables dynamic control of the delay contributed by the Fine Delay Adjust Block. The Fine Delay Adjust Block is used when there is a need to adjust the phase alignment of PLLOUTGLOBAL/PLLOUTCORE with respect to REFERENCECLK. The DYNAMICDELAY port controls are enabled when the DELAY_ADJUSTMENT_MODE parameter is set to DYNAMIC.

**RESETEB**: Active low input that asynchronously resets the PLL.

**BYPASS**: Input signal, when asserted, connects the signal on REFERENCECLK to PLLOUTCORE/PLLOUTGLOBAL pins.

**LATCHINPUTVALUE**: Active high input, when enabled, forces the PLL into low-power mode. The PLLOUTGLOBALA/PLLOUTCOREA pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTA is set to ‘1’, and the LATCHINPUTVALUE signal is asserted. The PLLOUTGLOBALB/PLLOUTCOREB pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTB is set to ‘1’, and the LATCHINPUTVALUE signal is asserted.

**SCLK, SDI, SDO**: These pins are used only for internal testing purposes, and need not be instantiated by users.

**Parameters**
The SB_PLL40_2F_CORE primitive requires configuration through the specification of the following parameters. It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEEDBACK_PATH</td>
<td>Selects the feedback path to the PLL</td>
<td>SIMPLE</td>
<td>Feedback is internal to the PLL, directly from VCO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DELAY</td>
<td>Feedback is internal to the PLL, through the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PHASE_AND_DELAY</td>
<td>Feedback is internal to the PLL, through the Phase Shifter and the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXTERNAL</td>
<td>Feedback path is external to the PLL, and connects to EXTFEEDBACK pin. Also uses the Fine Delay Adjust Block.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE _FEEDBACK</td>
<td>Selects the mode for the Fine Delay Adjust block in the feedback path</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_FEEDBACK parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[3:0] pins</td>
</tr>
<tr>
<td>FDA_FEEDBACK</td>
<td>Sets a constant value for the Fine Delay Adjust Block in the feedback path</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are delay compensated by (n+1)*150 ps, where n = FDA_FEEDBACK only if the setting of the DELAY_ADJUSTMENT_MODE _FEEDBACK is FIXED.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE _RELATIVE</td>
<td>Selects the mode for the Fine Delay Adjust block</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_RELATIVE parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[7:4] pins</td>
</tr>
<tr>
<td>FDA_RELATIVE</td>
<td>Sets a constant value for the Fine Delay Adjust Block</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are delayed w.r.t. the Port B signals, by (n+1)*150 ps, where n = FDA_RELATIVE. Used if DELAY_ADJUSTMENT_MODE _RELATIVE is “FIXED”.</td>
</tr>
<tr>
<td>SHIFTREG_DIV_MODE</td>
<td>Selects shift register configuration</td>
<td>0,1</td>
<td>Used when FEEDBACK_PATH is “PHASE_AND_DELAY”. 0→Divide by 4 1→Divide by 7</td>
</tr>
<tr>
<td>PLLOUT_SELECT_PORTA</td>
<td>Selects the signal to be output at the PLLOUTCOREA and PLLOUTGLOBALA ports</td>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output to PortA. No phase shift.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output to PORTA. No phase shift.</td>
</tr>
<tr>
<td>Parameter</td>
<td>Description</td>
<td>Values</td>
<td>Notes</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>-------------------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>PLLOUT_SELECT_PORTB</td>
<td>Selects the signal to be output at the PLLOUTCOREB and PLLOUTGLOBALB ports</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output to PortB. No phase shift.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output to PORTB. No phase shift.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVR</td>
<td>REFERENCECLK divider</td>
<td>0,1,2,....,15</td>
<td>These parameters are used to control the output frequency, depending on the FEEDBACK_PATH setting.</td>
</tr>
<tr>
<td>DIVF</td>
<td>Feedback divider</td>
<td>0,1,....,63</td>
<td></td>
</tr>
<tr>
<td>DIVQ</td>
<td>VCO Divider</td>
<td>1,2,...,6</td>
<td></td>
</tr>
<tr>
<td>FILTER_RANGE</td>
<td>PLL Filter Range</td>
<td>0,1,....,7</td>
<td></td>
</tr>
<tr>
<td>EXTERNAL_DIVIDE_FACTOR</td>
<td>Divide-by factor of a divider in external feedback path</td>
<td>User specified value. Default 1</td>
<td>Specified only when there is a user-implemented divider in the external feedback path.</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTA</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTB</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
</tbody>
</table>
**SB_PLL40_2F_PAD**

The SB_PLL40_2F_PAD primitive should be used when the PLL is used to generate 2 different output frequencies, and the source clock of the PLL is driven by an input pad located in the bottom IO bank (IO Bank 2) or the top IO bank (IO Bank 0).

Ports

*PACKAGEPIN*: PLL REFERENCE CLOCK pin that serves as the input to the SB_PLL40_2F_PAD primitive.

*PLLOUTGLOBALA*: Output clock generated by the PLL, drives a global clock network on the FPGA.

*PLLOUTCOREA*: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBALA port.

*PLLOUTGLOBALB*: Output clock generated by the PLL, drives a global clock network on the FPGA.

*PLLOUTCOREB*: Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTGLOBALB port.

*LOCK*: Output port, when HIGH, indicates that the signal on PLLOUTGLOBALB/PLLOUTCOREB is locked to the PLL source on PACKAGEPIN.

*EXTFEEDBACK*: External feedback input to PLL. Enabled when the FEEDBACK_PATH parameter is set to EXTERNAL.

*DYNAMICDELAY*: 4 bit input bus that enables dynamic control of the delay contributed by the Fine Delay Adjust Block. The Fine Delay Adjust Block is used when there is a need to adjust the phase alignment of PLLOUTGLOBAL/PLLOUTCORE with respect to PACKAGEPIN. The DYNAMICDELAY port controls are enabled when the DELAY_ADJUSTMENT_MODE parameter is set to DYNAMIC.

*RESETB*: Active low input that asynchronously resets the PLL.

*BYPASS*: Input signal, when asserted, connects the signal on PACKAGEPIN to PLLOUTCORE/PLLOUTGLOBAL pins.
**LATCHINPUTVALUE**: Active high input, when enabled, forces the PLL into low-power mode. The PLLOUTGLOBALA/PLLOUTCOREA pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTA is set to ‘1’, and the LATCHINPUTVALUE signal is asserted. The PLLOUTGLOBALB/PLLOUTCOREB pins are held static at their last value only when the parameter ENABLE_ICEGATE_PORTB is set to ‘1’, and the LATCHINPUTVALUE signal is asserted.

**SCLK, SDI, SDO**: These pins are used only for internal testing purposes, and need not be instantiated by users.

**Parameters**
The SB_PLL40_2F_PAD primitive requires configuration through the specification of the following parameters. It is strongly recommended that the configuration of the PLL primitives be accomplished through the use of the PLL Configuration tool that is offered as part of the iCEcube2 software.
<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Description</th>
<th>Parameter Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEEDBACK_PATH</td>
<td>Selects the feedback path to the PLL</td>
<td>SIMPLE</td>
<td>Feedback is internal to the PLL, directly from VCO</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DELAY</td>
<td>Feedback is internal to the PLL, through the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PHASE_AND_DELAY</td>
<td>Feedback is internal to the PLL, through the Phase Shifter and the Fine Delay Adjust Block</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXTERNAL</td>
<td>Feedback path is external to the PLL, and connects to EXTFEEDBACK pin. Also uses the Fine Delay Adjust Block.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_FEEDBACK</td>
<td>Selects the mode for the Fine Delay Adjust block in the feedback path</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_FEEDBACK parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[3:0] pins</td>
</tr>
<tr>
<td>FDA_FEEDBACK</td>
<td>Sets a constant value for the Fine Delay Adjust Block in the feedback path</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are delay compensated by (n+1)*150 ps, where n = FDA_FEEDBACK only if the setting of the DELAY_ADJUSTMENT_MODE_FEEDBACK is FIXED.</td>
</tr>
<tr>
<td>DELAY_ADJUSTMENT_MODE_RELATIVE</td>
<td>Selects the mode for the Fine Delay Adjust block</td>
<td>FIXED</td>
<td>Delay of the Fine Delay Adjust Block is fixed, the value is specified by the FDA_RELATIVE parameter setting</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DYNAMIC</td>
<td>Delay of Fine Delay Adjust Block is determined by the signal value at the DYNAMICDELAY[7:4] pins</td>
</tr>
<tr>
<td>FDA_RELATIVE</td>
<td>Sets a constant value for the Fine Delay Adjust Block</td>
<td>0, 1,…,15</td>
<td>The PLLOUTGLOBALA &amp; PLLOUTCOREA signals are delayed w.r.t. the Port B signals, by (n+1)*150 ps, where n = FDA_RELATIVE. Used if DELAY_ADJUSTMENT_MODE_RELATIVE is “FIXED”.</td>
</tr>
<tr>
<td>SHIFTREG_DIV_MODE</td>
<td>Selects shift register configuration</td>
<td>0, 1</td>
<td>Used when FEEDBACK_PATH is “PHASE_AND_DELAY”: 0→Divide by 4 1→Divide by 7</td>
</tr>
<tr>
<td>PLLOUT_SELECT_PORTA</td>
<td>Selects the signal to be output at the PLLOUTCOREA and PLLOUTGLOBALA ports</td>
<td>SHIFTREG_0deg</td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SHIFTREG_90deg</td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK</td>
<td>The internally generated PLL frequency will be output to PortA. No phase shift.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GENCLK_HALF</td>
<td>The internally generated PLL frequency will be divided by 2 and then output to PORTA. No phase shift.</td>
</tr>
<tr>
<td>Parameter</td>
<td>Description</td>
<td>Values</td>
<td>Notes</td>
</tr>
<tr>
<td>-----------------------------------</td>
<td>------------------------------------------------------------------------------</td>
<td>-------------------------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>PLLOUT_SELECT_PORTB</td>
<td>Selects the signal to be output at the PLLOUTCOREB and PLLOUTGLOBALB ports</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHIFTREG_0deg</td>
<td></td>
<td></td>
<td>0° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY”</td>
</tr>
<tr>
<td>SHIFTREG_90deg</td>
<td></td>
<td></td>
<td>90° phase shift only if the setting of FEEDBACK_PATH is “PHASE_AND_DELAY” and SHIFTREG_DIV_MODE=0</td>
</tr>
<tr>
<td>GENCLK</td>
<td></td>
<td></td>
<td>The internally generated PLL frequency will be output to PortB. No phase shift.</td>
</tr>
<tr>
<td>GENCLK_HALF</td>
<td></td>
<td></td>
<td>The internally generated PLL frequency will be divided by 2 and then output to PORTB. No phase shift.</td>
</tr>
<tr>
<td>DIVR</td>
<td>REFERENCECLK divider</td>
<td>0,1,2,...,15</td>
<td>These parameters are used to control the output frequency, depending on the FEEDBACK_PATH setting.</td>
</tr>
<tr>
<td>DIVF</td>
<td>Feedback divider</td>
<td>0,1,...,63</td>
<td></td>
</tr>
<tr>
<td>DIVQ</td>
<td>VCO Divider</td>
<td>1,2,...,6</td>
<td></td>
</tr>
<tr>
<td>FILTER_RANGE</td>
<td>PLL Filter Range</td>
<td>0,1,...,7</td>
<td></td>
</tr>
<tr>
<td>EXTERNAL_DIVIDE_FACTOR</td>
<td>Divide-by factor of a divider in external feedback path</td>
<td>User specified value. Default 1</td>
<td>Specified only when there is a user-implemented divider in the external feedback path.</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTA</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
<tr>
<td>ENABLE_ICEGATE_PORTB</td>
<td>Enables the PLL power-down control</td>
<td>0</td>
<td>Power-down control disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Power-down controlled by LATCHINPUTVALUE input</td>
</tr>
</tbody>
</table>
Hard Macro Primitives

iCE40LM Hard Macros

This section describes the following dedicated hard macro primitives available in iCE40LM devices.

- SB_HSOSC (macro primitive for HSSG)
- SB_LSOSC (macro primitive for LPSG)
- SB_I2C
- SB_SPI

SB_HSOSC (For HSSG)

SB_HSOSC primitive can be used to instantiate High Speed Strobe Generator (HSSG), which generates 12 MHz strobe signal. The strobe can drive either the global clock network or fabric routes directly based on the clock network selection.

![SB_HSOSC Diagram]

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENACLKM</td>
<td>Input</td>
<td>Enable High Speed Strobe Generator. Active High.</td>
</tr>
<tr>
<td>CLKM</td>
<td>Output</td>
<td>Strobe Generator Output (12Mhz).</td>
</tr>
</tbody>
</table>

Clock Network Selection

By default the strobe generator use one of the dedicated clock networks in the device to drive the elements. The user may configure the strobe generator to use the fabric routes instead of global clock network using the synthesis attributes.

Synthesis Attribute

/* synthesis ROUTE_THROUGH_FABRIC=<value> */

Value:

0: Use dedicated clock network. Default option.
1: Use fabric routes.

Verilog Instantiation

SB_HSOSC OSCInst0 (  .ENACLKM(ENACLKM),  .CLKM(CLKM) ) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;
**SB_LSOSC (For LPSG)**

SB_LSOSC primitive can instantiate Low Power Strobe Generator (LPSG), which generates 10 KHz strobe signal. The strobe can drive either the global clock network or fabric routes directly based on the clock network selection.

![SB_LSOSC Diagram](image)

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENACLKK</td>
<td>Input</td>
<td>Enable Low Power Strobe Generator. Active High.</td>
</tr>
<tr>
<td>CLKK</td>
<td>Output</td>
<td>Strobe Generator Output (10KHz).</td>
</tr>
</tbody>
</table>

### Clock Network Selection

By default the strobe generator use one of the dedicated clock networks in the device to drive the elements. The user may configure the strobe generator to use the fabric routes instead of global clock network using the synthesis attribute.

**Synthesis Attribute:**

```
/* synthesis ROUTE_THROUGH_FABRIC=<value> */
```

**Value:**

- 0: Use dedicated clock network. Default option.
- 1: Use fabric routes.

### Verilog Instantiation

```verilog
SB_LSOSC OSCInst0 (.ENACLKK(ENACLKK),
                    .CLKK(CLKK)) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;
```

**SB_I2C**

The I2C hard IP provides industry standard two pin communication interface that conforms to V2.1 of the I2C bus specification. It could be configured as either master or slave port. In master mode, it support configurable data transfer rate and perform arbitration detection to allow it to operate in multi-master systems. It supports both 7 bits and 10 bits addressing in slave mode with configurable slave address and clock stretching in both master and slave mode with enable/disable capability.

iCE40LM device supports two I2C hard IP primitives, located at upper left corner and upper right corner of the chip.
## Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBCLKI</td>
<td>Input</td>
<td>System Clock input.</td>
</tr>
<tr>
<td>SBRWI</td>
<td>Input</td>
<td>System Read/Write Input.</td>
</tr>
<tr>
<td>SBSTBI</td>
<td>Input</td>
<td>Strobe Signal</td>
</tr>
<tr>
<td>SBADRI0</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 0.</td>
</tr>
<tr>
<td>SBADRI1</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 1.</td>
</tr>
<tr>
<td>SBADRI2</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 2.</td>
</tr>
<tr>
<td>SBADRI3</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 3.</td>
</tr>
<tr>
<td>SBADRI5</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 5.</td>
</tr>
<tr>
<td>SBADRI6</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 6.</td>
</tr>
<tr>
<td>SBADRI7</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 7.</td>
</tr>
<tr>
<td>SBDATI0</td>
<td>Input</td>
<td>System Data Input. Bit 0.</td>
</tr>
<tr>
<td>SBDATI1</td>
<td>Input</td>
<td>System Data Input. Bit 1.</td>
</tr>
<tr>
<td>SBDATI2</td>
<td>Input</td>
<td>System Data Input. Bit 2.</td>
</tr>
<tr>
<td>SBDATI3</td>
<td>Input</td>
<td>System Data Input. Bit 3.</td>
</tr>
<tr>
<td>SBDATI5</td>
<td>Input</td>
<td>System Data Input. Bit 5.</td>
</tr>
<tr>
<td>SBDATI7</td>
<td>Input</td>
<td>System Data Input. Bit 7.</td>
</tr>
<tr>
<td>SBDATO0</td>
<td>Output</td>
<td>System Data Output. Bit 0.</td>
</tr>
<tr>
<td>SBDATO1</td>
<td>Output</td>
<td>System Data Output. Bit 1.</td>
</tr>
<tr>
<td>SBDATO2</td>
<td>Output</td>
<td>System Data Output. Bit 2.</td>
</tr>
<tr>
<td>SBDATO3</td>
<td>Output</td>
<td>System Data Output. Bit 3.</td>
</tr>
<tr>
<td>SBDATO5</td>
<td>Output</td>
<td>System Data Output. Bit 5.</td>
</tr>
<tr>
<td>SBDATO7</td>
<td>Output</td>
<td>System Data Output. Bit 7.</td>
</tr>
</tbody>
</table>
SBACKO | Output | System Acknowledgement.
--- | --- | ---
I2CIRQ | Output | I2C Interrupt output.
I2CWKUP | Output | I2C Wake Up from Standby signal.
SCLI | Input | Serial Clock Input.
SCLO | Output | Serial Clock Output
SCLOE | Output | Serial Clock Output Enable. Active High.
SDAI | Input | Serial Data Input
SDAO | Output | Serial Data Output
SDAOE | Output | Serial Data Output Enable. Active High.

**Parameters**

I2C Primitive requires configuring certain parameters for slave initial address and selecting I2C IP location.

<table>
<thead>
<tr>
<th>I2C Location</th>
<th>Parameters</th>
<th>Parameter Default Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Upper Left Corner</td>
<td>I2C_SLAVE_INIT_ADDR</td>
<td>0b1111100001</td>
<td>Upper Bits &lt;9:2&gt; can be changed through control registers. Lower bits &lt;1:0&gt; are fixed.</td>
</tr>
<tr>
<td></td>
<td>BUS_ADDR74</td>
<td>0b0001</td>
<td>Fixed value. SBADRI [7:4] bits also should match with this value to activate the IP.</td>
</tr>
<tr>
<td>Upper Right Corner</td>
<td>I2C_SLAVE_INIT_ADDR</td>
<td>0b1111100010</td>
<td>Upper Bits &lt;9:2&gt; can be changed through control registers. Lower bits &lt;1:0&gt; are fixed.</td>
</tr>
<tr>
<td></td>
<td>BUS_ADDR74</td>
<td>0b0011</td>
<td>Fixed value. SBADRI [7:4] bits also should match with this value to activate the IP.</td>
</tr>
</tbody>
</table>

**Synthesis Attribute**

Synthesis attribute "I2C_CLK_DIVIDER" is used by PNR and STA tools for optimization and deriving the appropriate clock frequency at SCLO output with respect to the SBCLKI input clock frequency.

```c
/* synthesis I2C_CLK_DIVIDER=[Divide Range] */

Divide Range : 0, 1, 2, 3 ... 1023. Default is 0.
```
Verilog Instantiation

```verilog
SB_I2C i2cInst0 (  
  .SBCLKI(sbclki),
  .SBRWI(sbwrwi),
  .SBSTBI(sbstbi),
  .SBADRI7(sbadri[7]),
  .SBADRI6(sbadri[6]),
  .SBADRI5(sbadri[5]),
  .SBADRI4(sbadri[4]),
  .SBADRI3(sbadri[3]),
  .SBADRI2(sbadri[2]),
  .SBADRI1(sbadri[1]),
  .SBADRI0(sbadri[0]),
  .SBDATI7(sbdati[7]),
  .SBDATI6(sbdati[6]),
  .SBDATI5(sbdati[5]),
  .SBDATI4(sbdati[4]),
  .SBDATI3(sbdati[3]),
  .SBDATI2(sbdati[2]),
  .SBDATI1(sbdati[1]),
  .SBDATI0(sbdati[0]),
  .SCLI(scli),
  .SDAI(sdai),
  .SBDATO7(sbdato[7]),
  .SBDATO6(sbdato[6]),
  .SBDATO5(sbdato[5]),
  .SBDATO4(sbdato[4]),
  .SBDATO3(sbdato[3]),
  .SBDATO2(sbdato[2]),
  .SBDATO1(sbdato[1]),
  .SBDATO0(sbdato[0]),
  .SBACKO(sbacko),
  .I2CIRQ(i2cirq),
  .I2CWKUP(i2cwkup),
  .SCLO(sclo),
  .SCLOE(scloe),
  .SDAO(sdao),
  .SDAOE(sdaoe)
) /* synthesis I2C_CLK_DIVIDER= 1 */;

defparam i2cInst0.I2C_SLAVE_INIT_ADDR = "0b111110001";
defparam i2cInst0.BUS_ADDR74 = "0b0001";
```

SB_SPI

The SPI hard IP provide industry standard four-pin communication interface with 8 bit wide System Bus to communicate with System Host. It could be configured as Master or Slave SPI port with separate Chip Select Pin. In master mode, it provides programmable baud rate, and supports CS HOLD capability for multiple transfers. It provides variety status flags, such as Mode Fault Error flag, Transmit/Receive status flag etc. for easy communicate with system host.

iCE40LM device supports two SPI hard IP primitives, located at lower left corner and lower right corner of the chip.
## Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBCLKI</td>
<td>Input</td>
<td>System Clock input.</td>
</tr>
<tr>
<td>SBRWI</td>
<td>Input</td>
<td>System Read/Write Input.</td>
</tr>
<tr>
<td>SBSTBI</td>
<td>Input</td>
<td>Strobe Signal</td>
</tr>
<tr>
<td>SBADRI0</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 0.</td>
</tr>
<tr>
<td>SBADRI1</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 1.</td>
</tr>
<tr>
<td>SBADRI2</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 2.</td>
</tr>
<tr>
<td>SBADRI3</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 3.</td>
</tr>
<tr>
<td>SBADRI5</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 5.</td>
</tr>
<tr>
<td>SBADRI6</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 6.</td>
</tr>
<tr>
<td>SBADRI7</td>
<td>Input</td>
<td>System Bus Control registers address. Bit 7.</td>
</tr>
<tr>
<td>SBDATI0</td>
<td>Input</td>
<td>System Data Input. Bit 0.</td>
</tr>
<tr>
<td>SBDATI1</td>
<td>Input</td>
<td>System Data Input. Bit 1.</td>
</tr>
<tr>
<td>SBDATI2</td>
<td>Input</td>
<td>System Data Input. Bit 2.</td>
</tr>
<tr>
<td>SBDATI3</td>
<td>Input</td>
<td>System Data Input. Bit 3.</td>
</tr>
<tr>
<td>SBDATI5</td>
<td>Input</td>
<td>System Data Input. Bit 5.</td>
</tr>
<tr>
<td>SBDATI7</td>
<td>Input</td>
<td>System Data Input. Bit 7.</td>
</tr>
<tr>
<td>SBDATO0</td>
<td>Input</td>
<td>System Data Output. Bit 0.</td>
</tr>
<tr>
<td>SBDATO1</td>
<td>Input</td>
<td>System Data Output. Bit 1.</td>
</tr>
<tr>
<td>SBDATO2</td>
<td>Input</td>
<td>System Data Output. Bit 2.</td>
</tr>
<tr>
<td>SBDATO3</td>
<td>Input</td>
<td>System Data Output. Bit 3.</td>
</tr>
<tr>
<td>SBDATO5</td>
<td>Input</td>
<td>System Data Output. Bit 5.</td>
</tr>
</tbody>
</table>
SBDATO7 | Input | System Data Output. Bit 7.  
SBACKO | Output | System Acknowledgement  
SPIIRQ | Output | SPI Interrupt output.  
SPIWKUP | Output | SPI Wake Up from Standby signal.  
MI | Input | Master Input from PAD  
SO | Output | Slave Output to PAD  
SOE | Output | Slave Output Enable to PAD. Active High.  
SI | Input | Slave Input from PAD  
MO | Output | Master Output to PAD  
MOE | Output | Master Output Enable to PAD. Active High  
SCKI | Input | Slave Clock Input From PAD  
SCKO | Output | Slave Clock Output to PAD  
SCKOE | Output | Slave Clock Output Enable to PAD. Active High.  
SCSNI | Input | Slave Chip Select Input From PAD  
MCSNO0 | Output | Master Chip Select Output to PAD. Line 0.  
MCSNO1 | Output | Master Chip Select Output to PAD. Line 1.  
MCSNO2 | Output | Master Chip Select Output to PAD. Line 2.  
MCSNO3 | Output | Master Chip Select Output to PAD. Line 3.  
MCSNOE0 | Output | Master Chip Select Output Enable to PAD. Active High. Line 0.  
MCSNOE1 | Output | Master Chip Select Output Enable to PAD. Active High. Line 1  
MCSNOE2 | Output | Master Chip Select Output Enable to PAD. Active High. Line 2  
MCSNOE3 | Output | Master Chip Select Output Enable to PAD. Active High. Line 3

Parameters

SPI Primitive requires configuring a parameter for selecting the SPI IP location.

<table>
<thead>
<tr>
<th>I2C Location</th>
<th>Parameters</th>
<th>Parameter Default Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lower Left Corner</td>
<td>BUS_ADDR74</td>
<td>0b0000</td>
<td>Fixed value. SBADRI [7:4] bits also should match with this value to activate the IP.</td>
</tr>
<tr>
<td>Lower Right Corner</td>
<td>BUS_ADDR74</td>
<td>0b0001</td>
<td>Fixed value. SBADRI [7:4] bits also should match with this value to activate the IP.</td>
</tr>
</tbody>
</table>

Synthesis Attribute

Synthesis attribute “SPI_CLK_DIVIDER” is used by PNR and STA tools for optimization and deriving the appropriate clock frequency at SCKO output with respect to the SBCLKI input clock frequency.

/* synthesis SPI_CLK_DIVIDER= [Divide Range] */

Divide Range : 0, 1, 2, 3…63. Default is 0.
Verilog Instantiation

SB_SPI_spiInst0 (  
  .SBCLKI(sbc1ki),  
  .SBRWI(sbrwi),  
  .SBSTBI(sbstbi),  
  .SBADRI7(sbadri[7]),  
  .SBADRI6(sbadri[6]),  
  .SBADRI5(sbadri[5]),  
  .SBADRI4(sbadri[4]),  
  .SBADRI3(sbadri[3]),  
  .SBADRI2(sbadri[2]),  
  .SBADRI1(sbadri[1]),  
  .SBADRI0(sbadri[0]),  
  .SBDATI7(sbdati[7]),  
  .SBDATI6(sbdati[6]),  
  .SBDATI5(sbdati[5]),  
  .SBDATI4(sbdati[4]),  
  .SBDATI3(sbdati[3]),  
  .SBDATI2(sbdati[2]),  
  .SBDATI1(sbdati[1]),  
  .SBDATI0(sbdati[0]),  
  .MI(mi),  
  .SI(si),  
  .SCKI(sck1),  
  .SCSNI(scni),  
  .SBDATO7(sbdato[7]),  
  .SBDATO6(sbdato[6]),  
  .SBDATO5(sbdato[5]),  
  .SBDATO4(sbdato[4]),  
  .SBDATO3(sbdato[3]),  
  .SBDATO2(sbdato[2]),  
  .SBDATO1(sbdato[1]),  
  .SBDATO0(sbdato[0]),  
  .SBACKO(sbacko),  
  .SPIIRQ(spiirq),  
  .SPIWKUP(spiwkup),  
  .SO(so),  
  .SOE(soe),  
  .MO(mo),  
  .MOE(moe),  
  .SCKO(scko),  
  .SCKOE(sckoe),  
  .MCSNO3(mcsno_hi[3]),  
  .MCSNO2(mcsno_hi[2]),  
  .MCSNO1(mcsno_lo[1]),  
  .MCSNO0(mcsno_lo[0]),  
  .MCSNOE3(mcsnoe_hi[3]),  
  .MCSNOE2(mcsnoe_hi[2]),  
  .MCSNOE1(mcsnoe_lo[1]),  
  .MCSNOE0(mcsnoe_lo[0])  
) /* synthesis SPI_CLK_DIVIDER = "1" */;

defparam spiInst0.BUS_ADDR74 = "0b0000";
**iCE5LP (iCE40 Ultra) Hard Macros**

This section describes the following dedicated hard macro primitives available in iCE5LP (iCE40 Ultra) devices.

- **SB_HFOSC**
- **SB_LFOSC**
- **SB_LED_DRV_CUR**
- **SB_RGB_DRV**
- **SB_IR_DRV**
- **SB_IO_OD**
- **SB_I2C**
- **SB_SPI**
- **SB_MAC16**

**SB_HFOSC**

SB_HFOSC primitive generates 48MHz nominal clock frequency within +/- 10% variation, with user programmable divider value of 1, 2, 4, and 8. The HFOSC can drive either the global clock network or fabric routes directly based on the clock network selection.

![SB_HFOSC Diagram]

**Ports**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKHFPU</td>
<td>Input</td>
<td>Power up the HFOSC circuit. After power up, oscillator output will be stable after 100us. Active High.</td>
</tr>
<tr>
<td>CLKHFEN</td>
<td>Input</td>
<td>Enable the clock output. Enable should be low for the 100us power up period. Active High.</td>
</tr>
<tr>
<td>CLKHF</td>
<td>Output</td>
<td>HF Oscillator output.</td>
</tr>
</tbody>
</table>

**Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Parameter Values.</th>
<th>Description.</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKHF_DIV</td>
<td>“0b00”</td>
<td>Sets 48MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>“0b01”</td>
<td>Sets 24MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>“0b10”</td>
<td>Sets 12MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>“0b11”</td>
<td>Sets 6MHz HFOSC output</td>
</tr>
</tbody>
</table>

**Default Signal Values**

The iCEcube2 software assigns the following signal value to unconnected port:

- Input CLKFEN: Logic “0”
- Input CLKHFPU: Logic “0”
Clock Network Selection
By default the oscillator use one of the dedicated clock networks in the device to drive the elements. The user may configure the oscillator to use the fabric routes instead of global clock network using the synthesis attribute.

Synthesis Attributes

/* synthesis ROUTE_THROUGH_FABRIC = <value> */

Value:
0: Use dedicated clock network. Default option.
1: Use fabric routes.

Verilog Instantiation
SB_HFOSC OSCInst0 (  
.CLKHFEN(ENCLKHF),  
.CLKHFPU(CLKHF_POWERUP),  
.CLKHF(CLKHF)  
) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;
defparam OSCInst0.CLKHF_DIV = "0b00";

SB_LFOSC
SB_LFOSC primitive generates 10 KHz nominal clock frequency within +/- 10% variation. There is no divider on the LFOSC. The LFOSC can drive either the global clock network or fabric routes directly based on the clock network selection.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKLFPU</td>
<td>Input</td>
<td>Power up the LFOSC circuit. After power up, oscillator output will be stable after 100us. Active High.</td>
</tr>
<tr>
<td>CLKLFEN</td>
<td>Input</td>
<td>Enable the clock output. Enable should be low for the 100us power up period. Active High.</td>
</tr>
<tr>
<td>CLKLF</td>
<td>Output</td>
<td>LF Oscillator output.</td>
</tr>
</tbody>
</table>

Default Signal Values
The iCEcube2 software assigns the following signal value to unconnected port:
Input CLKLFEN: Logic “0”
Input CLKLFPU: Logic “0”
Clock Network Selection
By default the oscillator use one of the dedicated clock networks in the device to drive the elements. The user may configure the oscillator to use the fabric routes instead of global clock network using the synthesis attribute.

Synthesis Attributes

/* synthesis ROUTE_THROUGH_FABRIC = <value> */

Value:
0: Use dedicated clock network. Default option.
1: Use fabric routes.

Verilog Instantiation

SB_LFOSC_OSCInst1 (
  .CLKLFEN(ENCLKLF),
  .CLKLFPU(CLKLF_POWERUP),
  .CLKLF(CLKLF)
) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;

SB_LED_DRV_CUR
SB_LED_DRV_CUR primitive generates the constant reference current required to power up the SB_RGB_DRV and SB_IR_DRV primitives.

Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>Input</td>
<td>Enable to generate constant current source for SB_RGB_DRV and SB_IR_DRV primitives. After Enable, reference current value will be stable after 100us. Active High.</td>
</tr>
<tr>
<td>LEDPU</td>
<td>Output</td>
<td>Power up signal for SB_RGB_DRV and SB_IR_DRV primitives. This port should be connected only to RGBPU/IRPU pins of SB_RGB_DRV and SB_IR_DRV primitives.</td>
</tr>
</tbody>
</table>

Default Signal Values
The iCEcube2 software assigns the following signal value to unconnected port:
Input EN : Logic "0"
Verilog Instantiation

```verilog
SB_LED_DRV_CUR  LED_CUR_inst
  (.EN(enableLedCurrent),
   .LEDPU(ledPowerUp))
```

**SB_RGB_DRV**

SB_RGB_DRV primitive contains 3 dedicated open drain I/O pins for RGB LED outputs. Each of the RGB LED output is bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_RGB_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

The primitive allows configuration of each of the 3 RGB LED outputs individually. When the RGBx_CURRENT parameter of RGBx output is set to "0b000000", then SB_IO_OD can be used to drive the package pin.

![SB_RGB_DRV Diagram]

**Ports**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGBLEDEN</td>
<td>Input</td>
<td>Enable the SB_RGB_DRV primitive. Active High.</td>
</tr>
<tr>
<td>RGBPU</td>
<td>Input</td>
<td>Power Up Signal. Connect to LEDPU port of SB_LED_DRV_CUR primitive.</td>
</tr>
<tr>
<td>RGB0PWM</td>
<td>Input</td>
<td>Input data to drive RGB0 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>RGB1PWM</td>
<td>Input</td>
<td>Input data to drive RGB1 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>RGB2PWM</td>
<td>Input</td>
<td>Input data to drive RGB2 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>RGB0</td>
<td>Output</td>
<td>RGB0 LED output.</td>
</tr>
<tr>
<td>RGB1</td>
<td>Output</td>
<td>RGB1 LED output.</td>
</tr>
<tr>
<td>RGB2</td>
<td>Output</td>
<td>RGB2 LED output.</td>
</tr>
</tbody>
</table>

**Default Signal Values**

The iCEcube2 software assigns the following signal value to unconnected port:

- Input RGBLEDEN : Logic "0"
- Input RGB0PWM : Logic "0"
- Input RGB1PWM : Logic "0"
Parameters
The SB_RGB_DRV primitive contains the following parameter and their default values:

Parameter RGB0_CURRENT = "0b000000";
Parameter RGB1_CURRENT = "0b000000";
Parameter RGB2_CURRENT = "0b000000";

Parameter values:
"0b000000" = 0mA.  // Set this value to use the associated SB_IO_OD instance at RGB
// LED location.
"0b000001" = 4mA.
"0b000011" = 8mA.
"0b000111" = 12mA.
"0b001111" = 16mA.
"0b011111" = 20mA.
"0b111111" = 24mA.

Verilog Instantiation

SB_RGB_DRV RGB_DRIVER (
  .RGBLEDEN(ENABLE_LED),
  .RGB0PWM(RGB0),
  .RGB1PWM(RGB1),
  .RGB2PWM(RGB2),
  .RGBPU(led_power_up),
  .RGB0(LED0),
  .RGB1(LED1),
  .RGB2(LED2)
);

defparam RGB_DRIVER.RGB0_CURRENT = "0b111111";
defparam RGB_DRIVER.RGB1_CURRENT = "0b111111";
defparam RGB_DRIVER.RGB2_CURRENT = "0b111111";

SB_IR_DRV
SB_IR_DRV primitive contains a single dedicated open drain I/O pin for IRLED output. The IRLED output is bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_IR_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

When the IR_CURRENT parameter is set to "0b0000000000", then SB_IO_OD can be used to drive the package pin.
### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRLEDEN</td>
<td>Input</td>
<td>Enable the SB_IR_DRV primitive. Active High.</td>
</tr>
<tr>
<td>IRPU</td>
<td>Input</td>
<td>Power Up Signal. Connect to LEDPU port of SB_LED_DRV_CUR primitive.</td>
</tr>
<tr>
<td>IRPWM</td>
<td>Input</td>
<td>PWM Input data to drive IRLED pin.</td>
</tr>
<tr>
<td>IRLED</td>
<td>Output</td>
<td>IR LED output.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the following signal value to unconnected port:

- Input IRLEDEN : Logic "0"
- Input IRPWM   : Logic "0"

### Parameter

The SB_IR_DRV primitive contains the following parameter and their default values:

- Parameter IR_CURRENT = "0b000000000000"

Parameter Values:

- "0b000000000000" = 0mA  // Set this value to use the associated SB_IO_OD instance at IR LED location.
- "0b000000000001" = 50mA
- "0b000000000011" = 100mA
- "0b000000000101" = 150mA
- "0b000000000111" = 200mA
- "0b000000001011" = 250mA
- "0b000000001101" = 300mA
- "0b000000001111" = 350mA
- "0b000000010011" = 400mA
- "0b000000100111" = 450mA
- "0b000000111111" = 500mA

### Verilog Instantiation

```verilog
SB_IR_DRV IRDRVinst (  
  .IRLEDEN(ENABLE_IRLED),  
  .IRPWM(IR_INPUT),  
  .IRPU(led_power_up),  
  .IRLED(IR_LED)  
);  
defparam IRDRVinst.IR_CURRENT = "0b1111111111";
```
**SB_RGB_IP**

SB_RGB_IP primitive generates the 3 RGB PWM outputs, to be connected to the LED drivers.

![SB_RGB_IP diagram]

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>Clock Input.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>Asynchronous Reset Input.</td>
</tr>
<tr>
<td>PARAMSOK</td>
<td>Input</td>
<td>Enable signal to sample the rgb data.</td>
</tr>
<tr>
<td>RGBCOLOR[3:0]</td>
<td>Input</td>
<td>4 bit rgb color data input</td>
</tr>
<tr>
<td>BRIGHTNESS[3:0]</td>
<td>Input</td>
<td>4 bit rgb brightness data input</td>
</tr>
<tr>
<td>BREATHRAMP[3:0]</td>
<td>Input</td>
<td>4 bit breathramp data input</td>
</tr>
<tr>
<td>BLINKRATE[3:0]</td>
<td>Input</td>
<td>4 bit blinkrate data input</td>
</tr>
<tr>
<td>REDPWM</td>
<td>Output</td>
<td>RED PWM output.</td>
</tr>
<tr>
<td>GREENPWM</td>
<td>Output</td>
<td>GREEN PWM output.</td>
</tr>
<tr>
<td>BLUEPWM</td>
<td>Output</td>
<td>BLUE PWM output.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the logic “0” value to all unconnected input ports.

### Verilog Instantiation

```verilog
SB_RGB_IP RGBPWMIP_inst(
  .CLK (CLK),
  .RST (RST), // Async rst
  .PARAMSOK (PARAMSOK),
  .RGBCOLOR (RGBCOLOR),
  .BRIGHTNESS (BRIGHTNESS),
  .BREATHRAMP (BREATHRAMP),
  .BLINKRATE (BLINKRATE),
  .REDPWM (REDPWM),
  .GREENPWM (GREENPWM),
  .BLUEPWM (BLUEPWM)
);
```
**SB_IO_OD**

The SB_IO_OD is the open drain IO primitive. When the Tristate output is enabled, the IO pulls down the package pin signal to zero. The following figure and Verilog template illustrate the complete user accessible logic diagram, and its Verilog instantiation.

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PACKAGEPIN</td>
<td>Bidirectional</td>
<td>Bidirectional IO pin.</td>
</tr>
<tr>
<td>LATCHINPUTVALUE</td>
<td>Input</td>
<td>Latches/Holds the input data.</td>
</tr>
<tr>
<td>CLOCKENABLE</td>
<td>Input</td>
<td>Clock enable signal.</td>
</tr>
<tr>
<td>INPUTCLK</td>
<td>Input</td>
<td>Clock for the input registers.</td>
</tr>
<tr>
<td>OUTPUTCLK</td>
<td>Input</td>
<td>Clock for the output registers.</td>
</tr>
<tr>
<td>OUTPUTENABLE</td>
<td>Input</td>
<td>Enable Tristate output. Active high.</td>
</tr>
<tr>
<td>DOUT0</td>
<td>Input</td>
<td>Data to package pin.</td>
</tr>
<tr>
<td>DOUT1</td>
<td>Input</td>
<td>Data to package pin.</td>
</tr>
<tr>
<td>DIN0</td>
<td>Output</td>
<td>Data from package pin.</td>
</tr>
<tr>
<td>DIN1</td>
<td>Output</td>
<td>Data from package pin.</td>
</tr>
</tbody>
</table>
Default Signal Values
The iCEcube2 software assigns the logic “0” value to all unconnected input ports except for CLOCKENABLE.
Note that explicitly connecting logic “1” value to port CLOCKENABLE will result in a non-optimal implementation, since extra LUT will be used to generate the Logic “1”. If the user’s intention is to keep the Input and Output registers always enabled, it is recommended that port CLOCKENABLE to be left unconnected.

Parameter Values
Parameter PIN_TYPE = 6'b000000;
// See Input and Output Pin Function Tables in SB_IO.
// Default value of PIN_TYPE = 6'b000000
Parameter NEG_TRIGGER = 1'b0;
// Specify the polarity of all FFs in the I/O to be falling edge when NEG_TRIGGER = 1. Default is 1'b0, rising edge.

Input and Output Pin Function Tables
Refer SB_IO Input and Output Pin Functional Table for the PIN_TYPE settings. Some of the output pin configurations are not applicable for SB_IO_OD primitive.

Verilog Instantiation

SB_IO_OD OpenDrainInst0 (  
    .PACKAGEPIN (PackagePin),  // User's Pin signal name  
    .LATCHINPUTVALUE (latchinputvalue),  // Latches/holds the Input value  
    .CLOCKENABLE (clockenable),  // Clock Enable common to input and output clock  
    .INPUTCLK (inputclk),  // Clock for the input registers  
    .OUTPUTCLK (outputclk),  // Clock for the output registers  
    .OUTPUTENABLE (outputenable),  // Output Pin Tristate/Enable control  
    .DOUT0 (dout0),  // Data 0 - out to Pin/Rising clk edge  
    .DOUT1 (dout1),  // Data 1 - out to Pin/Falling clk edge  
    .DIN0 (din0),  // Data 0 - Pin input/Rising clk edge  
    .DIN1 (din1)  // Data 1 - Pin input/Falling clk edge  
    );

defparam OpenDrainInst0.PIN_TYPE = 6'b0000000;
defparam OpenDrainInst0.NEG_TRIGGER = 1'b0;
SB_I2C

iCE5LP device supports two I2C hard IP primitives, located at upper left corner and upper right corner of the chip.

Ports

The port interface is similar as ICE40LM SB_I2C primitive. Refer Page 113.

Parameters

The parameters are same as ICE40LM SB_I2C primitive.

Synthesis Attribute

I2C_CLK_DIVIDER

Synthesis attribute “I2C_CLK_DIVIDER” is used by PNR and STA tools for optimization and deriving the appropriate clock frequency at SCLO output with respect to the SBCLKI input clock frequency.

    /* synthesis I2C_CLK_DIVIDER= Divide Value */

Divide Value: 0, 1, 2, 3 … 1023. Default is 0.

SDA_INPUT_DELAYED

SDA_INPUT_DELAYED attribute is used to add 50ns additional delay to the SDAI signal.

    /* synthesis SDA_INPUT_DELAYED= value */

Value:
0: No delay.
1: Add 50ns delay. (Default value).

**SDA_OUTPUT_DELAYED**

SDA_OUTPUT_DELAYED attribute is used to add 50ns additional delay to the SDAO signal.

/* synthesis SDA_OUTPUT_DELAYED= value */

Value:
0: No delay (Default value).
1: Add 50ns delay.

**SB_SPI**

iCE5LP device supports two SPI hard IP primitives, located at lower left corner and lower right corner of the chip. The port interface of SB_SPI is similar as ICE40LM SB_SPI primitive. Refer Page 116.

Ports

The port interface is similar as iCE40LM SB_SPI primitive. Refer Page 116.

Parameters

The parameters are same as ICE40LM SB_SPI primitive.

Synthesis Attribute

The synthesis attribute is same as ICE40LM SB_SPI primitive.
**SB_MAC16**

The SB_MAC16 primitive is the dedicated configurable DSP block available in iCE5LP devices. The SB_MAC16 can be configured into a multiplier, adder, subtracter, accumulator, multiply-add and multiply-sub through the instance parameters. The SB_MAC16 blocks can be cascaded to implement wider functional units.

iCEcube2 supports a set of predefined SB_MAC16 functional configurations. Refer Page 137 for the list of supported configurations.

SB_MAC16 Interface Diagram
Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
<th>Default Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>Clock input. Applies to all clocked elements in the MAC16 Block.</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>Input</td>
<td>Clock Enable Input. Active High.</td>
<td>1'b1</td>
</tr>
<tr>
<td>C[15:0]</td>
<td>Input</td>
<td>Input to the C Register / Direct input to the adder accumulator.</td>
<td>16'b0</td>
</tr>
<tr>
<td>A[15:0]</td>
<td>Input</td>
<td>Input to the A Register / Direct input to the multiplier blocks /Direct input to the adder accumulator.</td>
<td>16'b0</td>
</tr>
<tr>
<td>B[15:0]</td>
<td>Input</td>
<td>Input to the B Register / Direct input to the multiplier blocks /Direct input to the adder accumulator.</td>
<td>16'b0</td>
</tr>
<tr>
<td>D[15:0]</td>
<td>Input</td>
<td>Input to the D Register / Direct input to the adder accumulator.</td>
<td>16'b0</td>
</tr>
<tr>
<td>AHOOLD</td>
<td>Input</td>
<td>Hold A registers Data .Controls data flow into the input register A. Active High.</td>
<td>1'b0</td>
</tr>
</tbody>
</table>

0 Update (load) register at next active clock edge.
<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>B_HOLD</strong></td>
<td><strong>Input</strong></td>
<td>Hold B registers Data. Controls data flow into the B input register. Active High.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Update (load) register at next active clock edge.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Hold (retain) current register value, regardless of clock.</td>
<td></td>
</tr>
<tr>
<td><strong>C_HOLD</strong></td>
<td><strong>Input</strong></td>
<td>Hold C registers Data. Controls data flow into the A input register. Active High.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Update (load) register at next active clock edge.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Hold (retain) current register value, regardless of clock.</td>
<td></td>
</tr>
<tr>
<td><strong>D_HOLD</strong></td>
<td><strong>Input</strong></td>
<td>Hold D registers Data. Controls data flow into the A input register. Active High.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Update (load) register at next active clock edge.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Hold (retain) current register value, regardless of clock.</td>
<td></td>
</tr>
<tr>
<td><strong>RIRSTTOP</strong></td>
<td><strong>Input</strong></td>
<td>Reset input to the A and C input registers, and the pipeline registers in the upper half of the multiplier block. Active High.</td>
<td></td>
</tr>
<tr>
<td><strong>RIRSTBOT</strong></td>
<td><strong>Input</strong></td>
<td>Reset input to the B and C input registers, and the pipeline registers in the lower half of the multiplier block, and the 32-bit multiplier result pipeline register. Active High.</td>
<td></td>
</tr>
<tr>
<td><strong>ORSTTOP</strong></td>
<td><strong>Input</strong></td>
<td>Reset the high-order bits of the accumulator register ([31:16]). Active High.</td>
<td></td>
</tr>
<tr>
<td><strong>ORSTBOT</strong></td>
<td><strong>Input</strong></td>
<td>Reset the low-order accumulator register bits ([15:0]). Active High.</td>
<td></td>
</tr>
<tr>
<td><strong>OLOADTOP</strong></td>
<td><strong>Input</strong></td>
<td>High-order Accumulator Register Accumulate/Load. Controls whether the accumulator register accepts the output of the adder/subtractor or whether the register is loaded with the value from Input C (or Register C, if configured).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Accumulator Register [31:16] loaded with output from adder/subtractor.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Accumulator Register [31:16] loaded with Input C or Register C, depending on primitive parameter value.</td>
<td></td>
</tr>
<tr>
<td><strong>OLOADBOT</strong></td>
<td><strong>Input</strong></td>
<td>Low-order Accumulator Register Accumulate/Load. Controls whether the low-order accumulator register bits (15:0) accepts the output of the adder/subtractor or whether the register is loaded with the value from Input D (or Register D, if configured).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Accumulator Register [15:0] loaded with output from adder/subtractor.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Accumulator Register [15:0] loaded with Input D or Register D, depending on primitive parameter value.</td>
<td></td>
</tr>
<tr>
<td><strong>ADD_SUBTOP</strong></td>
<td><strong>Input</strong></td>
<td>High-order Add/Subtract. Controls whether the adder/subtractor adds or subtracts.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Add: W+X+HCI</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Subtract: W-X-HCI</td>
<td></td>
</tr>
<tr>
<td><strong>ADD_SUBBOT</strong></td>
<td><strong>Input</strong></td>
<td>Low-order Add/Subtract. Controls whether the adder/subtractor adds or subtracts.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1'b0: Add</td>
<td></td>
</tr>
</tbody>
</table>
### Parameters

The parameter table below shows the list of parameters to configure the SB_MAC16 block. This table also maps the parameter to the configuration bits shown in the SB_MAC16 Functional diagram.

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Configuration bits</th>
<th>Parameter Description</th>
<th>Parameter Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEG_TRIGGER</td>
<td></td>
<td>Controls input clock polarity</td>
<td>0</td>
<td>All the registers are rising_edge triggered.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>All the registers are falling_edge triggered.</td>
</tr>
<tr>
<td>C_REG</td>
<td>C0</td>
<td>Input C register Control.</td>
<td>0</td>
<td>Input C not registered</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Input C registered</td>
</tr>
<tr>
<td>A_REG</td>
<td>C1</td>
<td>Input A register Control</td>
<td>0</td>
<td>Input A not registered</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Input A registered</td>
</tr>
<tr>
<td>B_REG</td>
<td>C2</td>
<td>Input B register Control</td>
<td>0</td>
<td>Input B not registered</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Input B registered</td>
</tr>
<tr>
<td>D_REG</td>
<td>C3</td>
<td>Input D register Control</td>
<td>0</td>
<td>Input D not registered</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Input D registered</td>
</tr>
<tr>
<td>TOP_8x8_MULT_REG</td>
<td>C4</td>
<td>Top 8x8 multiplier output register control (point F)</td>
<td>0</td>
<td>Top 8x8 multiplier output is not registered.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Top 8x8 multiplier output is registered.</td>
</tr>
<tr>
<td>BOT_8x8_MULT_REG</td>
<td>C5</td>
<td>Bottom 8x8 multiplier</td>
<td>0</td>
<td>Bottom 8x8 multiplier</td>
</tr>
<tr>
<td>内部控制</td>
<td>C6</td>
<td>中间8x8乘法器管道寄存器控制。 (点J和K)。这些乘法器仅用于16x16乘法运算。对于8x8乘法运算，将C6和C7设置为1，这会减少功耗。</td>
<td>0</td>
<td>中间8x8乘法器输出不注册。</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>位16x16_Mult_REG1</td>
<td>1</td>
<td>32位输出从16x16乘法器不注册。</td>
<td>0</td>
<td>32位输出从16x16乘法器被注册。</td>
</tr>
<tr>
<td>位16x16_Mult_REG2</td>
<td>1</td>
<td>16位输出从16x16乘法器是被注册的。</td>
<td>1</td>
<td>16位输出从16x16乘法器是被注册的。</td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>C9,C8</td>
<td>00</td>
<td>16位输出从Multiplexer P, 从顶部加法器/subtracter。</td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>01</td>
<td>16位输出从上累加器寄存器，Q</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>10</td>
<td>16位输出从上8x8乘法器，F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>11</td>
<td>上16位输出从16x16乘法器，H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>00</td>
<td>16位输入从A输入或相关输入寄存器。</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>01</td>
<td>16位输出从上8x8乘法器，F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>10</td>
<td>上16位输出从16x16乘法器，H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>11</td>
<td>Sign extension input from lower adder/subtractor, Z[15]. Duplicate 16 bits.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>00</td>
<td>16位反馈从上累加器寄存器，Q</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>01</td>
<td>16位输入从C输入或相关管道寄存器。</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>10</td>
<td>Cascade Carry/borrow output from lower adder/subtractor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>11</td>
<td>Carry/borrow output from lower adder/subtractor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>00</td>
<td>16位输出从Multiplexer R, 从底部8x8加法器/subtracter。</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>01</td>
<td>16位输出从底部8x8加法器/subtracter。</td>
<td></td>
<td></td>
</tr>
<tr>
<td>选中左SB_MAC16输出</td>
<td>10</td>
<td>16位输出从底部8x8加法器/subtracter。</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Control Lines</td>
<td>Function Description</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----------------------------</td>
<td>---------------</td>
<td>--------------------------------------------------------------------------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BOTADDSUB_LOWERINPUT</td>
<td>C18, C17</td>
<td>Selects Input Z for the lower adder/subtractor</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>00 16-bit input from B input or associated pipeline register</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>01 16-bit output from lower 8x8 multiplier, G</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10 Lower 16-bit output from 16x16 multiplier, H</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11 Sign extension input SIGNEXTIN. Duplicate 16 bits.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BOTADDSUB_UPPERINPUT</td>
<td>C19</td>
<td>Selects Input Y for the lower adder/subtractor</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 16-bit feedback from lower accumulator register, S</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 16-bit input from D input or associated input register.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BOTADDSUB_CARRYSELECT</td>
<td>C21, C20</td>
<td>Carry/borrow input select to lower adder/subtractor</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>00 Constant 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>01 Constant 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10 Cascade Carry/borrow input from ACCUMCI</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>11 Carry/borrow input from CI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MODE_8x8</td>
<td>C22</td>
<td>Selects 8x8 Multiplier mode and 8x8 Low-Power Multiplier Blocking Option</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 No effect</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Selects 8x8 Multiplier mode. Holds the pipelining registers associate with a 16x16 multiplier in clock disable mode. Helps reduce the dynamic power consumption within the multiplier function. Used in conjunction with C6, C7 settings.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A_SIGNED</td>
<td>C23</td>
<td>Indicates whether multiplier input A is signed or unsigned. Applies regardless if input A is 16-or 32-bits wide.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Multiplier input A is unsigned.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Multiplier input A is signed.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B_SIGNED</td>
<td>C24</td>
<td>Indicates whether multiplier input B is signed or unsigned. Applies regardless if input B is 16-or 32-bits wide.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Multiplier input B is unsigned.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Multiplier input B is signed.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
SB_MAC16 Configurations

The following SB_MAC16 functional blocks are supported in iCEcube2.

1. Multiplier.
2. Multiply and Accumulate (MAC).
3. Accumulator (ACC).
4. Add/Subtract (ADD/SUB).
5. Multiply and Add/Subtract (MULTADDSUB)

The valid configuration parameter settings for each functional block are listed below.

Note: Read the configuration settings from left to right while filling the SB_MAC16 instance parameter values.

Table 1: Multiplier Configurations

<table>
<thead>
<tr>
<th>SB_MAC16 Function/Parameter Settings</th>
<th>B_SIGNED</th>
<th>A_SIGNED</th>
<th>MODE_8x8</th>
<th>BOTADDSUB_CARRYSELECT</th>
<th>BOTADDSUB_UPPERINPUT</th>
<th>BOTADDSUB_LOWERRINPUT</th>
<th>BOTOUTPUT_SELECT</th>
<th>TOPADDSUB_CARRYSELECT</th>
<th>TOPADDSUB_UPPERINPUT</th>
<th>TOPADDSUB_LOWERRINPUT</th>
<th>TOPOUTPUT_SELECT</th>
<th>PIPELINE_16x16_MULT_REG2</th>
<th>PIPELINE_16x16_MULT_REG1</th>
<th>BOT_8x8_MULT_REG</th>
<th>TOP_8x8_MULT_REG</th>
<th>D_REG</th>
<th>B_REG</th>
<th>A_REG</th>
<th>C_REG</th>
</tr>
</thead>
<tbody>
<tr>
<td>8x8 Multiplier</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult_8x8_all_pipelined_unsigned</td>
<td>0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1 1 1 0 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult_8x8_all_pipelined_signed</td>
<td>1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1 1 1 0 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult_8x8_bypassUnsigned</td>
<td>0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult_8x8_bypassSigned</td>
<td>1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16x16 Multiplier</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mult_16x16_all_pipelined_unsigned</td>
<td>0 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 1 1 0 1 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 2: MAC Configurations

16 bit MAC: 8x8 input, 16 bit output MAC.
32 bit MAC: 16x16 input, 32 bit output MAC.

<table>
<thead>
<tr>
<th>Function/Parameter Settings</th>
<th>B_SIGNED</th>
<th>A_SIGNED</th>
<th>MODE</th>
<th>BOTADDSUB_CARRYSELECT</th>
<th>TOPADDSUB_CARRYSELECT</th>
<th>BOTADDSUB_UPPERINPUT</th>
<th>TOPADDSUB_UPPERINPUT</th>
<th>BOTADDSUB_LOWERINPUT</th>
<th>TOPADDSUBLOWERINPUT</th>
<th>BOTOUTPUT_SELECT</th>
<th>TOPOUTPUT_SELECT</th>
<th>PIPELINE_16x16_MULT_REG</th>
<th>PIPELINE_8x8_MULT_REG</th>
<th>TOP_8x8_MULT_REG</th>
<th>D_REG</th>
<th>B_REG</th>
<th>A_REG</th>
<th>C_REG</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 bit MAC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mac_16_all_pipelined_unsigned</td>
<td>0 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1 1 1 1 1 1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mac_16_intermediate_register_bypassed_unsigned</td>
<td>0 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mac_16_bypassed_unsigned</td>
<td>0 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32 bit MAC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mac_32_all_pipelined_unsigned</td>
<td>0 0 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 1 1 1 1 1 1 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 3: ACCUMULATOR Configurations

16 bit ACCUMULATOR: 16 bit input, 16 bit output Accumulator.

32 bit ACCUMULATOR: 32 bit input, 32 bit output Accumulator.
### Table 4: Add/Subtract Configurations

16 bit ADDSUB: 16 bit input, 16 bit output ADDSUB.
32 bit ADDSUB: 32 bit input, 32 bit output ADDSUB.

<table>
<thead>
<tr>
<th>SB_MAC16 Function/Parameter Settings</th>
<th>B_SIGNED</th>
<th>A_SIGNED</th>
<th>MODE_8x8</th>
<th>BOTADDSUB_CARRYSELECT</th>
<th>BOTADDSUB_UPPERINPUT</th>
<th>BOTADDSUB_LOWERINPUT</th>
<th>TOPADDSUB_CARRYSELECT</th>
<th>TOPADDSUB_UPPERINPUT</th>
<th>TOPADDSUB_LOWERINPUT</th>
<th>PIPELINE_16x16_MULT_REG2</th>
<th>PIPELINE_16x16_MULT_REG1</th>
<th>BOT_8x8_MULT_REG</th>
<th>D_REG</th>
<th>B_REG</th>
<th>A_REG</th>
<th>C_REG</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 bit ADDSUB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add_sub_16_all_pipelined_unsigned</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
### Table 5: Multiply Add/Subtract Configurations

16 bit Mult-Add/Sub: 8x8 input, 16 bit output Mult-Add/Sub.
32 bit Mult-Add/Sub: 16x16 input, 32 bit output Mult-Add/Sub.
<table>
<thead>
<tr>
<th>Function</th>
<th>Bit Vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>mult_add_sub_16_interpassed_unsigned</td>
<td>0 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_16_bypassed_unsigned</td>
<td>0 0 1 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td><strong>32 bit Mult-Add/Sub</strong></td>
<td></td>
</tr>
<tr>
<td>mult_add_sub_32_allpipelined_unsigned</td>
<td>0 0 0 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_allpipelined_cascaded_unsigned</td>
<td>0 0 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_allpipelined_cin_unsigned</td>
<td>0 0 0 1 1 1 1 0 0 1 1 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_intermediate_register_bypassed_unsigned</td>
<td>0 0 0 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_intermediate_register_bypassed_cascaded_unsigned</td>
<td>0 0 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_intermediate_register_bypassed_cin_unsigned</td>
<td>0 0 0 1 1 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td>mult_add_sub_32_bypassedUnsigned</td>
<td>0 0 0 0 0 1 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>mult_add_sub_32_bypassed_cascaded_unsigned</td>
<td>0 0 0 1 0 1 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>mult_add_sub_32_bypassed_cin_unsigned</td>
<td>0 0 0 1 1 1 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>mult_add_sub_32_intermediate_register_bypassed_signed</td>
<td>1 1 0 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1</td>
</tr>
</tbody>
</table>
Verilog Instantiation

SB_MAC16 i_sbmac16

\( \begin{align*}
&.A(A_i), \\
&.B(B_i), \\
&.C(C_i), \\
&.D(D_i), \\
&.O(O_i), \\
&.CLK(SYSCLK_i), \\
&.CE(CE_i), \\
&.IRSTTOP(RST_i), \\
&.IRSTBOT(RST_i), \\
&.AHOLD(AHOLD_i), \\
&.BHOLD(BHOLD_i), \\
&.CHOLD(CHOLD_i), \\
&.DHOLD(DHOLD_i), \\
&.OLOADTOP(OLOADTOP_i), \\
&.OLOADBOT(OLOADBOT_i), \\
&.ADDSUBTOP(ADDSUBTOP_i), \\
&.ADDSUBBOT(ADDSUBBOT_i), \\
&.CO(CO_i) \text{// MAC cascading ports.} \\
&.CI(CI_i), \\
&.ACCUMCI(), \\
&.ACCUMCO(), \\
&.SIGNEXTIN(), \\
&.SIGNEXTOUT() \\
\end{align*} \)

// mult_8x8_all_pipelined_unsigned [24:0] = 001_0000010_0000010_0111_0110
// Read configuration settings [24:0] from left to right while filling the instance parameters.

defparam i_sbmac16. B_SIGNED = 1'b0 ;
defparam i_sbmac16. A_SIGNED = 1'b0 ;
defparam i_sbmac16. MODE_8x8 = 1'b1 ;
defparam i_sbmac16. BOTADDSSUB_CARRYSELECT = 2'b00 ;
defparam i_sbmac16. BOTADDSSUB_UPPERINPUT = 1'b0 ;
defparam i_sbmac16. BOTADDSSUB_LOWERINPUT = 2'b00 ;
defparam i_sbmac16. BOTOUTPUT_SELECT = 2'b10 ;
defparam i_sbmac16. TOPADDSSUB_CARRYSELECT = 2'b00 ;
defparam i_sbmac16. TOPADDSSUB_UPPERINPUT = 1'b0 ;
defparam i_sbmac16. TOPADDSSUB_LOWERINPUT = 2'b00 ;
defparam i_sbmac16. TOPOUTPUT_SELECT = 2'b10 ;
defparam i_sbmac16. PIPELINE_16x16_MULT_REG2 = 1'b0 ;
defparam i_sbmac16. PIPELINE_16x16_MULT_REG1 = 1'b1 ;
defparam i_sbmac16. BOT_8x8_MULT_REG = 1'b1 ;
defparam i_sbmac16. TOP_8x8_MULT_REG = 1'b1 ;
defparam i_sbmac16. D_REG = 1'b0 ;
defparam i_sbmac16. B_REG = 1'b1 ;
defparam i_sbmac16. A_REG = 1'b1 ;
defparam i_sbmac16. C_REG = 1'b0 ;
**iCE40UL (iCE40 Ultra Lite) Hard Macros**

This section describes the following dedicated hard macro primitives available in iCE40UL device.

- SB_HFOSC
- SB_LFOSC
- SB_RGBA_DRV
- SB_IR400_DRV
- SB_BARCODE_DRV
- SB_IR500_DRV
- SB_LEDDA_IP
- SB_IR_IP
- SB_IO_OD
- SB_I2C_FIFO

**SB_HFOSC**

SB_HFOSC primitive generates 48MHz nominal clock frequency within +/- 10% variation, with user programmable divider value of 1, 2, 4, and 8. The HFOSC can drive either the global clock network or fabric routes directly based on the clock network selection.

**Ports**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKHFPY</td>
<td>Input</td>
<td>Power up the HFOSC circuit. After power up, oscillator output will be stable after 100us. Active High.</td>
</tr>
<tr>
<td>CLKHFEN</td>
<td>Input</td>
<td>Enable the clock output. Enable should be low for the 100us power up period. Active High.</td>
</tr>
<tr>
<td>CLKHF</td>
<td>Output</td>
<td>HF Oscillator output.</td>
</tr>
</tbody>
</table>

**Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Parameter Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKHF_DIV</td>
<td>&quot;0b00&quot;</td>
<td>Sets 48MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>&quot;0b01&quot;</td>
<td>Sets 24MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>&quot;0b10&quot;</td>
<td>Sets 12MHz HFOSC output.</td>
</tr>
<tr>
<td></td>
<td>&quot;0b11&quot;</td>
<td>Sets 6MHz HFOSC output</td>
</tr>
</tbody>
</table>

**Default Signal Values**

The iCEcube2 software assigns the following signal value to unconnected port:
- Input CLKHFEN: Logic "0"
- Input CLKHFPY: Logic "0"
**Clock Network Selection**

By default, the oscillator uses one of the dedicated clock networks in the device to drive the elements. The user may configure the oscillator to use the fabric routes instead of the global clock network using the synthesis attribute.

**Synthesis Attributes**

```verbatim
/* synthesis ROUTE_THROUGH_FABRIC = <value> */

Value:
0: Use dedicated clock network. Default option.
1: Use fabric routes.
```

**Verilog Instantiation**

```verilog
SB_HFOSC OSCInst0 (.CLKHFEN(ENCLKHF),
 .CLKHFP(CLKHF_POWERUP),
 .CLKHF(CLKF)) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;

defparam OSCInst0.CLKHF_DIV = "0b00";
```

**SB_LFOSC**

SB_LFOSC primitive generates 10 KHz nominal clock frequency within +/- 10% variation. There is no divider on the LFOSC. The LFOSC can drive either the global clock network or fabric routes directly based on the clock network selection.

![SB_LFOSC Block Diagram]

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKLFPU</td>
<td>Input</td>
<td>Power up the LFOSC circuit. After power up, oscillator output will be stable after 100us. Active High.</td>
</tr>
<tr>
<td>CLKLFEN</td>
<td>Input</td>
<td>Enable the clock output. Enable should be low for the 100us power up period. Active High.</td>
</tr>
<tr>
<td>CLKLF</td>
<td>Output</td>
<td>LF Oscillator output.</td>
</tr>
</tbody>
</table>

**Default Signal Values**

The iCEcube2 software assigns the following signal value to unconnected port:

Input CLKLFEN: Logic "0"
Input CLKLFPU: Logic "0"
Clock Network Selection
By default the oscillator uses one of the dedicated clock networks in the device to drive the elements. The user may configure the oscillator to use the fabric routes instead of global clock network using the synthesis attribute.

Synthesis Attributes
/* synthesis ROUTE_THROUGH_FABRIC = <value> */

Value:
0: Use dedicated clock network. Default option.
1: Use fabric routes.

Verilog Instantiation
SB_LFOSC_OSCInst1 (  
  .CLKLFEN(ENCLKLF),  
  .CLKLFPU(CLKLF_POWERUP),  
  .CLKLF(CLKLF)  
) /* synthesis ROUTE_THROUGH_FABRIC= [0|1] */;

SB_RGBA_DRV
SB_RGBA_DRV primitive is the RGB LED drive module which contains 3 dedicated open drain I/O pins for RGB LED outputs. Each of the RGB LED output is bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_RGBA_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

The primitive allows configuration of each of the 3 RGB LED outputs individually. When the RGBx_CURRENT parameter of RGBx output is set to "0b000000", then SB_IO_OD can be used to drive the package pin.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURREN</td>
<td>Input</td>
<td>Enable the mixed signal control block to supply reference current to the IR drivers. When it is not enabled (CURREN=0), no current is supplied, and the IR drivers are powered down. Enabling the mixed signal control block takes 100us to reach a stable reference current value.</td>
</tr>
<tr>
<td>RGBLEDEN</td>
<td>Input</td>
<td>Enable the SB_RGBA_DRV primitive. Active High.</td>
</tr>
<tr>
<td>RGB0PWM</td>
<td>Input</td>
<td>Input data to drive RGB0 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>RGB1PWM</td>
<td>Input</td>
<td>Input data to drive RGB1 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>Port</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>RGB2PWM</td>
<td>Input</td>
<td>Input data to drive RGB2 LED pin. This input is usually driven from the SB_LEDD_IP.</td>
</tr>
<tr>
<td>RGB0</td>
<td>Output</td>
<td>RGB0 LED output.</td>
</tr>
<tr>
<td>RGB1</td>
<td>Output</td>
<td>RGB1 LED output.</td>
</tr>
<tr>
<td>RGB2</td>
<td>Output</td>
<td>RGB2 LED output.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the following signal value to unconnected port:

- **Input CURREN**: Logic "0"
- **Input RGBLEDEN**: Logic "0"
- **Input RGB0PWM**: Logic "0"
- **Input RGB1PWM**: Logic "0"
- **Input RGB2PWM**: Logic "0"

### Parameters

The SB_RGBA_DRV primitive contains the following parameter and their default values:

- **Parameter CURRENT_MODE = "0b0"**;
  - Parameter values:
    - "0b0" = Full Current Mode (Default).
    - "0b1" = Half Current Mode.

- **Parameter RGB0_CURRENT = "0b0000000";**
- **Parameter RGB1_CURRENT = "0b0000000";**
- **Parameter RGB2_CURRENT = "0b0000000";**
  - Parameter values:
    - "0b0000000" = 0mA. // Set this value to use the associated SB_IO_OD instance at RGB LED location.
    - "0b0000001" = 4mA for Full Mode; 2mA for Half Mode
    - "0b0000011" = 8mA for Full Mode; 4mA for Half Mode
    - "0b0000111" = 12mA for Full Mode; 6mA for Half Mode
    - "0b0001111" = 16mA for Full Mode; 8mA for Half Mode
    - "0b0111111" = 20mA for Full Mode; 10mA for Half Mode
    - "0b1111111" = 24mA for Full Mode; 12mA for Half Mode

### Verilog Instantiation

```verilog
SB_RGBA_DRV RGBA_DRIVER (  
  .CURRENT(ENABLE_CURR),  
  .RGBLEDEN(ENABLE_RGBDRV),  
  .RGB0PWM(RGB0),  
  .RGB1PWM(RGB1),  
  .RGB2PWM(RGB2),  
  .RGB0(LED0),  
  .RGB1(LED1),  
  .RGB2(LED2)  
);  
```

defparam RGBA_DRIVER.CURRENT_MODE = "0b0";
defparam RGBA_DRIVER.RGB0_CURRENT = "0b1111111";
defparam RGBA_DRIVER.RGB1_CURRENT = "0b1111111";
defparam RGBA_DRIVER.RGB2_CURRENT = "0b1111111";

---

ICE Technology Library
Lattice Semiconductor Corporation Confidential
**SB_IR400_DRV**

SB_IR400_DRV primitive is the IR driver which contains a single dedicated open drain I/O pin for IRLED output. The IRLED output is bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_IR400_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

When the IR400_CURRENT parameter is set to "0b00000000", then SB_IO_OD can be used to drive the package pin.

![SB_IR400_DRV Diagram]

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURREN</td>
<td>Input</td>
<td>Enable the mixed signal control block to supply reference current to the IR drivers. When it is not enabled (CURREN=0), no current is supplied, and the IR drivers are powered down. Enabling the mixed signal control block takes 100us to reach a stable reference current value.</td>
</tr>
<tr>
<td>IRLEDEN</td>
<td>Input</td>
<td>Enable the SB_IR400_DRV primitive. Active High.</td>
</tr>
<tr>
<td>IRPWM</td>
<td>Input</td>
<td>PWM Input data to drive IRLED pin.</td>
</tr>
<tr>
<td>IRLED</td>
<td>Output</td>
<td>IR LED output.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the following signal value to unconnected port:

- Input CURREN : Logic "0"
- Input IRLEDEN : Logic "0"
- Input IRPWM : Logic "0"

### Parameter

The SB_IR400_DRV primitive contains the following parameter and their default values:

Parameter CURRENT_MODE = "0b0 ";

Parameter values:

- "0b0" = Full Current Mode (Default).
- "0b1" = Half Current Mode.

Parameter IR400_CURRENT = "0b00000000";

Parameter Values:

- "0b00000000" : 0mA. //This is the setting to tristate the IR output to allow it to be used as GPIO (SB_IO_OD)
- "0b00000001" : 50mA for Full Mode; 25mA for Half Mode.
- "0b00000011" : 100mA for Full Mode; 50mA for Half Mode.
- "0b00000111" : 150mA for Full Mode; 75mA for Half Mode.
- "0b00001111" : 200mA for Full Mode; 100mA for Half Mode.
- "0b00011111" : 250mA for Full Mode; 125mA for Half Mode.
- "0b01111111" : 300mA for Full Mode; 150mA for Half Mode.
- "0b11111111" : 350mA for Full Mode; 175mA for Half Mode.
"0b11111111"; = 400mA for Full Mode; 200mA for Half Mode.

**Verilog Instantiation**

```verbatim
SB_IR400_DRV IRDRVinst (    
    .CURREN(ENABLE_CURRENT), 
    .IRLEDEN(ENABLE_IRDRV), 
    .IRPWM(IR_PWMINPUT), 
    .IRLED(IR_LEDOUT) 
);

defparam IRDRVinst.CURRENT_MODE = "0b0";
defparam IRDRVinst.IR400_CURRENT = "0b1111111111";
```

**SB_BARCODE_DRV**

SB_BARCODE_DRV primitive contains a single dedicated open drain I/O pin for BARCODE output. The BARCODE output is bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_BARCODE_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

When the BARCODE_CURRENT parameter is set to "0b0000", SB_IO_OD can be used to drive the package pin.

![SB_BARCODE_DRV Diagram](image)

**Ports**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURREN</td>
<td>Input</td>
<td>Enable the mixed signal control block to supply reference current to the IR drivers. When it is not enabled (CURREN=0), no current is supplied, and the IR drivers are powered down. Enabling the mixed signal control block takes 100us to reach a stable reference current value.</td>
</tr>
<tr>
<td>BARCODEN</td>
<td>Input</td>
<td>Enable the SB_BARCODE_DRV primitive. Active High.</td>
</tr>
<tr>
<td>BARCODEPWM</td>
<td>Input</td>
<td>PWM Input data to drive BARCODE pin.</td>
</tr>
<tr>
<td>BARCODE</td>
<td>Output</td>
<td>BARCODE output.</td>
</tr>
</tbody>
</table>

**Default Signal Values**

The iCEcube2 software assigns the following signal value to unconnected port:

- Input CURREN : Logic "0"
- Input BARCODEN : Logic "0"
- Input BARCODEPWM : Logic "0"
Parameter
The SB_BARCODE_DRV primitive contains the following parameter and their default values:

Parameter CURRENT_MODE = "0b0";
  Parameter values:
  "0b0" = Full Current Mode (Default).
  "0b1" = Half Current Mode.

Parameter BARCODE_CURRENT = "0b0000";
  Parameter values:
  "0b0000" = 0mA.     //This is the setting to tristate the BARCODE output to allow it to be used
  // as GPIO (SB_IO_OD)
  "0b0001" = 16.6mA for Full Mode; 8.3mA for Half Mode,
  "0b0011" = 33.3mA for Full Mode; 16.6mA for Half Mode,
  "0b1001" = 66.6mA for Full Mode; 33.3mA for Half Mode,
  "0b1010" = 83.3mA for Full Mode; 41.6mA for Half Mode,
  "0b0111" = 50mA for Full Mode; 25mA for Half Mode,
  "0b1111" = 100mA for Full Mode; 50mA for Half Mode

Verilog Instantiation
SB_BARCODE_DRV BARCODEDRVinst (  
  .CURRENT(ENABLE_CURRENT),
  .BARCODEEN(ENABLE_BARCODEDRV),
  .BARCODEPWM(BARCODE_PWMINPUT),
  .BARCODE(BARCODEOUT)
);
  defparam BARCODEDRVinst.CURRENT_MODE = "0b0";
  defparam BARCODEDRVinst.BARCODE_CURRENT = "0b1111";

SB_IR500_DRV
SB_IR500_DRV primitive is the IR driver which contains a two dedicated open drain I/O pin for IRLED1, IRLED2 outputs. The IRLED outputs are bonded out together with an SB_IO_OD primitive to the package pin. User can either use SB_IR500_DRV primitive or the SB_IO_OD primitive to drive the package pin, but not both.

When the IR4500_CURRENT parameter is set to "0b00000000", then SB_IO_OD can be used to drive the package pin.

SB_IR500_DRV DRC Rule
This primitive cannot be instantiated along with SB_BARCODE_DRV or SB_IR400_DRV instance.
## Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURREN</td>
<td>Input</td>
<td>Enable the mixed signal control block to supply reference current to the IR drivers. When it is not enabled (CURREN=0), no current is supplied, and the IR drivers are powered down. Enabling the mixed signal control block takes 100us to reach a stable reference current value.</td>
</tr>
<tr>
<td>IRLEDEN</td>
<td>Input</td>
<td>Enable the SB_IR400_DRV primitive. Active High.</td>
</tr>
<tr>
<td>IRPWM</td>
<td>Input</td>
<td>PWM Input data to drive IRLED pin.</td>
</tr>
<tr>
<td>IRLED1</td>
<td>Output</td>
<td>IR LED output 1.</td>
</tr>
<tr>
<td>IRLED2</td>
<td>Output</td>
<td>IR LED output 2.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the following signal value to unconnected port:

- **Input CURREN**: Logic "0"
- **Input IRLEDEN**: Logic "0"
- **Input IRPWM**: Logic "0"

### Parameter

The SB_IR500_DRV primitive contains the following parameter and their default values:

- **Parameter CURRENT_MODE = "0b0"**
  - Parameter values:
    - "0b0"; = Full Current Mode (Default).
    - "0b1"; = Half Current Mode.

- **Parameter IR500_CURRENT = "0b000000000000"**
  - Parameter values:
    - "0b000000000000"; = 0mA. // This is the setting to tristate the BARCODE output to allow it to be used as GPIO (SB_IO_OD).
    - "0b000000000111"; = 50mA for Full Mode; 25mA for Half Mode.
    - "0b000000001111"; = 100mA for Full Mode; 50mA for Half Mode.
    - "0b000000011111"; = 150mA for Full Mode; 75mA for Half Mode.
    - "0b000000111111"; = 200mA for Full Mode; 100mA for Half Mode.
    - "0b000001111111"; = 250mA for Full Mode; 125mA for Half Mode.
    - "0b000111111111"; = 300mA for Full Mode; 150mA for Half Mode.
    - "0b011111111111"; = 350mA for Full Mode; 175mA for Half Mode.
    - "0b111111111111"; = 400mA for Full Mode; 200mA for Half Mode.
    - "0b111111111111"; = 450mA for Full Mode; 225mA for Half Mode.
    - "0b111111111111"; = 500mA for Full Mode; 250mA for Half Mode.

### Verilog Instantiation

```verilog
SB_IR500_DRV IRDRVinst (  
  .CURREN(ENABLE_CURRENT),  
  .IRLEDEN(ENABLE_IRDRV),  
  .IRPWM(IR_PWMINPUT),  
  .IRLED(IR_LEDOUT)  
);

defparam IRDRVinst.CURRENT_MODE = "0b0";
defparam IRDRVinst.IR500_CURRENT = "0b1111111111";
```
**SB_LEDDA_IP**

SB_LEDDA_IP primitive generates the RGB PWM outputs for the RGB LED drivers. The IP contains registers that are programmed in by the SCI bus interface signals.

![Diagram of SB_LEDDA_IP](image)

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEDDCS</td>
<td>Input</td>
<td>CS to write LEDD IP registers</td>
</tr>
<tr>
<td>LEDDCLK</td>
<td>Input</td>
<td>Clock to write LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT7</td>
<td>Input</td>
<td>bit 7 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT6</td>
<td>Input</td>
<td>bit 6 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT5</td>
<td>Input</td>
<td>bit 5 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT4</td>
<td>Input</td>
<td>bit 4 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT3</td>
<td>Input</td>
<td>bit 3 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT2</td>
<td>Input</td>
<td>bit 2 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT1</td>
<td>Input</td>
<td>bit 1 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDDAT0</td>
<td>Input</td>
<td>bit 0 data to write into the LEDD IP registers</td>
</tr>
<tr>
<td>LEDDADDR3</td>
<td>Input</td>
<td>LEDD IP register address bit 3</td>
</tr>
<tr>
<td>LEDDADDR2</td>
<td>Input</td>
<td>LEDD IP register address bit 2</td>
</tr>
<tr>
<td>LEDDADDR1</td>
<td>Input</td>
<td>LEDD IP register address bit 1</td>
</tr>
<tr>
<td>LEDDADDR0</td>
<td>Input</td>
<td>LEDD IP register address bit 0</td>
</tr>
<tr>
<td>LEDDDEN</td>
<td>Input</td>
<td>Data enable input to indicate data and address are stable.</td>
</tr>
<tr>
<td>LEDDEXE</td>
<td>Input</td>
<td>Enable the IP to run the blinking sequence. When it is LOW, the sequence stops at the nearest OFF state.</td>
</tr>
<tr>
<td>LEDDRST</td>
<td>Input</td>
<td>Device level reset signal to reset all internal registers during the device configuration. This port is not accessible to user signals.</td>
</tr>
<tr>
<td>PWMOUT0</td>
<td>Output</td>
<td>PWM output 0</td>
</tr>
<tr>
<td>PWMOUT1</td>
<td>Output</td>
<td>PWM output 1</td>
</tr>
<tr>
<td>PWMOUT2</td>
<td>Output</td>
<td>PWM output 2</td>
</tr>
</tbody>
</table>
Default Signal Values
The iCEcube2 software assigns the logic “0” value to all unconnected input ports.

Verilog Instantiation

```
SB_LEDDA_IP  PWMgen_inst ( 
  .LEDDCS(led_cs),
  .LEDDCLK(led_clk),
  .LEDDAT7(led_ip_data[7]),
  .LEDDAT6(led_ip_data[6]),
  .LEDDAT5(led_ip_data[5]),
  .LEDDAT4(led_ip_data[4]),
  .LEDDAT3(led_ip_data[3]),
  .LEDDAT2(led_ip_data[2]),
  .LEDDAT1(led_ip_data[1]),
  .LEDDAT0(led_ip_data[0]),
  .LEDDADDR3(led_ip_addr[3]),
  .LEDDADDR2(led_ip_addr[2]),
  .LEDDADDR1(led_ip_addr[1]),
  .LEDDADDR0(led_ip_addr[0]),
  .LEDDDEN(led_ip_den),
  .LEDDEXE(led_ip exe),
  .LEDDRST(led_ip rst),
  .PWMOUT0(LED0),
  .PWMOUT1(LED1),
  .PWMOUT2(LED2),
  .LEDDON(led_on)
);
```

**SB_IR_IP**

SB_IR_IP primitive is the IR transceiver module. It generates or receives the modulated pulse for the IR driver primitives.
## Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKI</td>
<td>Input</td>
<td>Clock input for IR IP</td>
</tr>
<tr>
<td>CSI</td>
<td>Input</td>
<td>Select Signal. Active High to activate the IP. This usually connects to the output of the decoding logic from MSB of the address bus</td>
</tr>
<tr>
<td>DENI</td>
<td>Input</td>
<td>Data Enable. When asserted, indicates that the data and address on the IR Transceiver Control Bus are stabilized and ready to be captured.</td>
</tr>
<tr>
<td>WEI</td>
<td>Input</td>
<td>Data Write Enable. Asserted during WRITE and de-asserted during READ cycle.</td>
</tr>
<tr>
<td>ADRI3</td>
<td>Input</td>
<td>Control Register Address Bit 3</td>
</tr>
<tr>
<td>ADRI2</td>
<td>Input</td>
<td>Control Register Address Bit 2</td>
</tr>
<tr>
<td>ADRI1</td>
<td>Input</td>
<td>Control Register Address Bit 1</td>
</tr>
<tr>
<td>ADRI0</td>
<td>Input</td>
<td>Control Register Address Bit 0</td>
</tr>
<tr>
<td>WDATA7</td>
<td>Input</td>
<td>Write Data Input Bit 7</td>
</tr>
<tr>
<td>WDATA6</td>
<td>Input</td>
<td>Write Data Input Bit 6</td>
</tr>
<tr>
<td>WDATA5</td>
<td>Input</td>
<td>Write Data Input Bit 5</td>
</tr>
<tr>
<td>WDATA4</td>
<td>Input</td>
<td>Write Data Input Bit 4</td>
</tr>
<tr>
<td>WDATA3</td>
<td>Input</td>
<td>Write Data Input Bit 3</td>
</tr>
<tr>
<td>WDATA2</td>
<td>Input</td>
<td>Write Data Input Bit 2</td>
</tr>
<tr>
<td>WDATA1</td>
<td>Input</td>
<td>Write Data Input Bit 1</td>
</tr>
<tr>
<td>WDATA0</td>
<td>Input</td>
<td>Write Data Input Bit 0</td>
</tr>
<tr>
<td>RDATA7</td>
<td>Output</td>
<td>Read Data Output Bit 7</td>
</tr>
<tr>
<td>RDATA6</td>
<td>Output</td>
<td>Read Data Output Bit 6</td>
</tr>
<tr>
<td>RDATA5</td>
<td>Output</td>
<td>Read Data Output Bit 5</td>
</tr>
<tr>
<td>RDATA4</td>
<td>Output</td>
<td>Read Data Output Bit 4</td>
</tr>
<tr>
<td>RDATA3</td>
<td>Output</td>
<td>Read Data Output Bit 3</td>
</tr>
<tr>
<td>RDATA2</td>
<td>Output</td>
<td>Read Data Output Bit 2</td>
</tr>
<tr>
<td>RDATA1</td>
<td>Output</td>
<td>Read Data Output Bit 1</td>
</tr>
<tr>
<td>RDATA0</td>
<td>Output</td>
<td>Read Data Output Bit 0</td>
</tr>
<tr>
<td>EXE</td>
<td>Input</td>
<td>Execute. when asserted, starts the IR Transceiver Hard IP to transmit or receive IR data</td>
</tr>
<tr>
<td>LEARN</td>
<td>Input</td>
<td>Learning Mode control. When asserted the IR Transceiver is in learning mode. The IR Transceiver will receive data instead of transmit data.</td>
</tr>
<tr>
<td>BUSY</td>
<td>Output</td>
<td>Busy status output</td>
</tr>
<tr>
<td>DRDY</td>
<td>Output</td>
<td>Data Buffer Ready status output</td>
</tr>
<tr>
<td>ERR</td>
<td>Output</td>
<td>Data Error status</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>Device level reset signal to reset all internal registers and IROUT signal to OFF state during the device configuration. This port is not accessible to user signals.</td>
</tr>
<tr>
<td>IRIN</td>
<td>Input</td>
<td>Modulated ON/OFF pulse from IR sensor.</td>
</tr>
<tr>
<td>IROUT</td>
<td>Output</td>
<td>Modulated ON/OFF pulse for IR Transmit.</td>
</tr>
</tbody>
</table>

### Default Signal Values

The iCEcube2 software assigns the logic “0” value to all unconnected input ports.
Verilog Instantiation

SB_IR_IP IRIP_inst (  
  .CLKI(sysclk_i),  
  .CSI(csi_i),  
  .DENI(deni_i),  
  .WEI(wei_i),  
  .ADRI3(addri_i[3]),  
  .ADRI2(addri_i[2]),  
  .ADRI1(addri_i[1]),  
  .ADRI0(addri_i[0]),  
  .WDATA7(wdata_i[7]),  
  .WDATA6(wdata_i[6]),  
  .WDATA5(wdata_i[5]),  
  .WDATA4(wdata_i[4]),  
  .WDATA3(wdata_i[3]),  
  .WDATA2(wdata_i[2]),  
  .WDATA1(wdata_i[1]),  
  .WDATA0(wdata_i[0]),  
  .RDATA7(rdata_o[7]),  
  .RDATA6(rdata_o[6]),  
  .RDATA5(rdata_o[5]),  
  .RDATA4(rdata_o[4]),  
  .RDATA3(rdata_o[3]),  
  .RDATA2(rdata_o[2]),  
  .RDATA1(rdata_o[1]),  
  .RDATA0(rdata_o[0]),  
  .EXE(exe_i),  
  .LEARN(learn_i),  
  .BUSY(busy_o),  
  .DRDY(drdy_o),  
  .ERR(err_o),  
  .RST(rst_i),  
  .IRIN(irin_i),  
  .IROUT(irpulse_w)  
);
**SB_IO_OD**

The SB_IO_OD is the open drain IO primitive. When the Tristate output is enabled, the IO pulls down the package pin signal to zero. The following figure and Verilog template illustrate the complete user accessible logic diagram, and its Verilog instantiation.

![Logic Diagram](image)

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PACKAGEPIN</td>
<td>Bidirectional</td>
<td>Bidirectional IO pin.</td>
</tr>
<tr>
<td>LATCHINPUTVALUE</td>
<td>Input</td>
<td>Latches/Holds the input data.</td>
</tr>
<tr>
<td>CLOCKENABLE</td>
<td>Input</td>
<td>Clock enable signal.</td>
</tr>
<tr>
<td>INPUTCLK</td>
<td>Input</td>
<td>Clock for the input registers.</td>
</tr>
<tr>
<td>OUTPUTCLK</td>
<td>Input</td>
<td>Clock for the output registers.</td>
</tr>
<tr>
<td>OUTPUTENABLE</td>
<td>Input</td>
<td>Enable Tristate output. Active high.</td>
</tr>
<tr>
<td>DOUT0</td>
<td>Input</td>
<td>Data to package pin.</td>
</tr>
<tr>
<td>DOUT1</td>
<td>Input</td>
<td>Data to package pin.</td>
</tr>
<tr>
<td>DIN0</td>
<td>Output</td>
<td>Data from package pin.</td>
</tr>
<tr>
<td>DIN1</td>
<td>Output</td>
<td>Data from package pin.</td>
</tr>
</tbody>
</table>
Default Signal Values
The iCEcube2 software assigns the logic “0” value to all unconnected input ports except for CLOCKENABLE.
Note that explicitly connecting logic “1” value to port CLOCKENABLE will result in a non-optimal implementation, since extra LUT will be used to generate the Logic “1”. If the user’s intention is to keep the Input and Output registers always enabled, it is recommended that port CLOCKENABLE to be left unconnected.

Parameter Values
Parameter PIN_TYPE = 6'b000000;
// See Input and Output Pin Function Tables in SB_IO.
// Default value of PIN_TYPE = 6'b000000
Parameter NEG_TRIGGER = 1'b0;
// Specify the polarity of all FFs in the I/O to be falling edge when NEG_TRIGGER = 1. Default is 1'b0, rising edge.

Input and Output Pin Function Tables
Refer SB_IO Input and Output Pin Functional Table for the PIN_TYPE settings. Some of the output pin configurations are not applicable for SB_IO_OD primitive.

Verilog Instantiation
SB_IO_OD OpenDrainInst0
(
.PACKAGEPIN (PackagePin),
.LATCHINPUTVALUE (latchinputvalue),
.CLOCKENABLE (clockenable),
.INPUTCLK (inputclk),
.OUTPUTCLK (outputclk),
.OUTPUTENABLE (outputenable),
.DOUT0 (dout0),
.DOUT1 (dout1),
.DIN0 (din0),
.DIN1 (din1)
);
defparam OpenDrainInst0.PIN_TYPE = 6'b000000;
defparam OpenDrainInst0.NEG_TRIGGER = 1'b0;
**SB_I2C_FIFO**

iCE40UL device supports two I2C hard IP primitives, located at bottom left corner and bottom right corner of the chip.

### Ports

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKI</td>
<td>Input</td>
<td>System Clock input</td>
</tr>
<tr>
<td>CSI</td>
<td>Input</td>
<td>Select Signal. Active High to activate the IP. This usually connects to the output of the decoding logic from MSB of the address bus</td>
</tr>
<tr>
<td>STBI</td>
<td>Input</td>
<td>Strobe Signal</td>
</tr>
<tr>
<td>WEI</td>
<td>Input</td>
<td>Write Enable Signal</td>
</tr>
<tr>
<td>ADRI3</td>
<td>Input</td>
<td>Control Register Address Bit 3</td>
</tr>
<tr>
<td>ADRI2</td>
<td>Input</td>
<td>Control Register Address Bit 2</td>
</tr>
<tr>
<td>ADRI1</td>
<td>Input</td>
<td>Control Register Address Bit 1</td>
</tr>
<tr>
<td>ADRI0</td>
<td>Input</td>
<td>Control Register Address Bit 0</td>
</tr>
<tr>
<td>DAT19</td>
<td>Input</td>
<td>Data Input Bit 9</td>
</tr>
<tr>
<td>DAT18</td>
<td>Input</td>
<td>Data Input Bit 8</td>
</tr>
<tr>
<td>DAT17</td>
<td>Input</td>
<td>Data Input Bit 7</td>
</tr>
<tr>
<td>DAT16</td>
<td>Input</td>
<td>Data Input Bit 6</td>
</tr>
<tr>
<td>DAT15</td>
<td>Input</td>
<td>Data Input Bit 5</td>
</tr>
<tr>
<td>DAT14</td>
<td>Input</td>
<td>Data Input Bit 4</td>
</tr>
<tr>
<td>DAT13</td>
<td>Input</td>
<td>Data Input Bit 3</td>
</tr>
<tr>
<td>DAT12</td>
<td>Input</td>
<td>Data Input Bit 2</td>
</tr>
<tr>
<td>DAT11</td>
<td>Input</td>
<td>Data Input Bit 1</td>
</tr>
<tr>
<td>DAT10</td>
<td>Input</td>
<td>Data Input Bit 0</td>
</tr>
<tr>
<td>DATO9</td>
<td>Output</td>
<td>Data Output Bit 9</td>
</tr>
<tr>
<td>DATO8</td>
<td>Output</td>
<td>Data Output Bit 8</td>
</tr>
<tr>
<td>DATO7</td>
<td>Output</td>
<td>Data Output Bit 7</td>
</tr>
<tr>
<td>Pin</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>----------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>DATO6</td>
<td>Output</td>
<td>Data Output Bit 6</td>
</tr>
<tr>
<td>DATO5</td>
<td>Output</td>
<td>Data Output Bit 5</td>
</tr>
<tr>
<td>DATO4</td>
<td>Output</td>
<td>Data Output Bit 4</td>
</tr>
<tr>
<td>DATO3</td>
<td>Output</td>
<td>Data Output Bit 3</td>
</tr>
<tr>
<td>DATO2</td>
<td>Output</td>
<td>Data Output Bit 2</td>
</tr>
<tr>
<td>DATO1</td>
<td>Output</td>
<td>Data Output Bit 1</td>
</tr>
<tr>
<td>DATO0</td>
<td>Output</td>
<td>Data Output Bit 0</td>
</tr>
<tr>
<td>ACKO</td>
<td>Output</td>
<td>Acknowledgement</td>
</tr>
<tr>
<td>I2CIRQ</td>
<td>Output</td>
<td>I2C Interrupt output</td>
</tr>
<tr>
<td>I2CWKUP</td>
<td>Output</td>
<td>I2C Wake up from Standby signal</td>
</tr>
<tr>
<td>SRWO</td>
<td>Output</td>
<td>Slave RW &quot;1&quot; master receiving / Slave transmitting &quot;0&quot; master transmitting / Slave receiving</td>
</tr>
<tr>
<td>SCLI</td>
<td>Input</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>SCLO</td>
<td>Output</td>
<td>Serial Clock Output</td>
</tr>
<tr>
<td>SCLOE</td>
<td>Output</td>
<td>Serial Clock Output Enable. Active High</td>
</tr>
<tr>
<td>SDAI</td>
<td>Input</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>SDAO</td>
<td>Output</td>
<td>Serial Data Output</td>
</tr>
<tr>
<td>SDAOE</td>
<td>Output</td>
<td>Serial Data Output Enable. Active High</td>
</tr>
<tr>
<td>FIFORST</td>
<td>Input</td>
<td>RESET for the FIFO logic</td>
</tr>
<tr>
<td>TXFIFOAEMPTY</td>
<td>Output</td>
<td>TX FIFO Status Signal</td>
</tr>
<tr>
<td>TXFIFOEMPTY</td>
<td>Output</td>
<td>TX FIFO Status Signal</td>
</tr>
<tr>
<td>TXFIFOFULL</td>
<td>Output</td>
<td>TX FIFO Status Signal</td>
</tr>
<tr>
<td>RXFIFOAFULL</td>
<td>Output</td>
<td>RX FIFO Status Signal</td>
</tr>
<tr>
<td>RXFIFOEMPTY</td>
<td>Output</td>
<td>RX FIFO Status Signal</td>
</tr>
<tr>
<td>MRDMPL</td>
<td>Output</td>
<td>Master Read Complete (only valid for Master Read Mode)</td>
</tr>
</tbody>
</table>

Note ': Only available if I2C_FIFO_ENB = ENABLED.

### Parameters

<table>
<thead>
<tr>
<th>I2C Location</th>
<th>Parameters</th>
<th>Parameter Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Left Side Corner</td>
<td>I2C_SLAVE_ADDR</td>
<td>0b1111100001</td>
<td>Upper Bits &lt;9:2&gt; can be changed through control registers. Lower bits &lt;1:0&gt; are fixed.</td>
</tr>
<tr>
<td>Right Side</td>
<td>I2C_SLAVE_ADDR</td>
<td>0b1111100010</td>
<td>Upper Bits &lt;9:2&gt; can be changed through control registers. Lower bits &lt;1:0&gt; are fixed.</td>
</tr>
</tbody>
</table>

### Synthesis Attribute

**I2C_CLK_DIVIDER**

Synthesis attribute "I2C_CLK_DIVIDER" is used by PNR and STA tools for optimization and deriving the appropriate clock frequency at SCLO output with respect to the SBCLKI input clock frequency.

```c
/* synthesis I2C_CLK_DIVIDER= Divide Value */
Divide Value: 0, 1, 2, 3 ... 1023. Default is 0.
```

**SDA_INPUT_DELAYED**

SDA_INPUT_DELAYED attribute is used to add 50ns additional delay to the SDAI signal.

```c
/* synthesis SDA_INPUT_DELAYED= value */
```
Value:
0: No delay.
1: Add 50ns delay. (Default value).

**SDA_OUTPUT_DELAYED**
SDA_OUTPUT_DELAYED attribute is used to add 50ns additional delay to the SDAO signal.

/* synthesis SDA_OUTPUT_DELAYED= value */

Value:
0: No delay (Default value).
1: Add 50ns delay.

**I2C_FIFO_ENB**

“I2C_FIFO_ENB” attribute is used to enable or disable FIFO

/* synthesis I2C_FIFO_ENB= [value] */

Value:
ENABLED : FIFO mode will be enabled.
DISABLED : FIFO mode will be disabled.
Device Configuration Primitives

**SB_WARMBOOT**

iCE FPGA devices permit the user to load a different configuration image during regular operation. Through the use of the Warm Boot Primitive, the user can load one of 4 pre-defined configuration images into the iCE FPGA device.

*Note that this Warm Boot mode is different from the Cold Boot operation, which is executed during the initial device boot-up sequence.*

The selection of one of these 4 images is accomplished through 2 input signals, S1 and S0. In order to trigger the selection of a new image, an additional signal, BOOT, is provided. It should be noted that this signal is level-triggered, and should be used for every Warm Boot operation i.e. every time the user wishes to load a new image into the device.

The successful instantiation of this primitive also requires the user to specify the address locations of the 4 images. These addresses should be specified in the iCEcube2 software as per the Warm Boot Application Note.

**Verilog Instantiation**

```verilog
SB_WARMBOOT my_warmboot_i (  
    .BOOT (my_boot), // Level-sensitive trigger signal  
    .S1 (my_sel1),  // S1, S0 specify selection of the  
    .S0 (my_sel0)   // configuration image  
);
```