Welcome to Lattice Diamond®, the complete design environment for Lattice Semiconductor FPGAs. Lattice Diamond design software offers leading-edge design and implementation tools optimized for cost-sensitive, low-power Lattice FPGA architectures.

Diamond is available for both the Windows and Linux operating systems. For details, see “System Requirements” on page 9.

This version of Diamond adds a variety of enhancements to make designing for Lattice Semiconductor programmable devices easier than ever. The design tools also include support for the latest Lattice Semiconductor devices.

Lattice Semiconductor offers a rich variety of information sources, including the Help system, PDF manuals, tutorials, and online discussions. The easiest way to reach them all is through the online Help. The first topic in the Help provides links to all the other sources of information.

You can also find extensive information about Diamond and its capabilities, tools, and workflow on the Lattice Semiconductor website under:

www.latticesemi.com/latticediamond
What's New in Diamond 3.10 SP3

Installation of SP3 includes all the changes and features in SP2 and SP1. If you have not already installed SP1 or SP2, it is not necessary to do so. You can proceed by installing SP3 which is inclusive of all features of both previous service packs.

This SP3 release of Diamond provides the following new items:

**Platform Manager 2 New Device Support**
- New device LPTM21L (smaller package caBGA100 equivalent of LPTM21 device)
- LPTM21L can be used both as a master and/or slave device in conjunction with stand alone ASC devices as slave devices

**ECP5U/UM/5G Family Support**
- ECP5UM 85K caBGA381 package and SSO data are in FINAL status.
- ECP5U 45K/25K/12K 256caBGA package is in FINAL status.
- Automotive device timing data is in FINAL status.
- Bit stream status is in FINAL status.

**Crosslink Family Support**
- 81csfBGA automotive package is generally available.
- 80ckfBGA package is in FINAL status.

**New SPI Flash Support**
The following flash are supported:
What’s New in Diamond 3.10 SP2

Installation of SP2 includes all the changes and features in SP1. If you have not already installed SP1, it is not necessary to do so. You can proceed by installing SP2 which is inclusive of all SP1 features.

This SP2 release of Diamond provides the following new items:

**ECP5U/UM/5G Family Support**
- New ECP5U 45K caBGA256 package is generally available.
- Family LFE5U-45F-xBG256C/I (x = Grades 6,7,8).
- ECP5U/UM/5G 85K 285csfBGA package is in FINAL status.
- Other densities 12K/25K/45K data already in FINAL status as of SP1.
- All devices support COM/IND/AUTO. (Except ECP5UM5G does not support AUTO.)

**Crosslink Family Support**
- 80ctfBGA now requires a license.
- Timing data is in FINAL status for IND/AUTO.
- Package and SSO data are in FINAL status for: 36WLCP, 64ucfBGA, 80ctfBGA (IND/AUTO) and 81csfBGA.

**New SPI Flash Support**
The following flash are supported:
- ISSI (IS25LP032D).
- Micron (MT25QL128).

What’s New in Diamond 3.10 SP1

This SP1 release of Diamond provides the following new items:

**ECP5U12/25 Family Support**
What's New in Diamond 3.10

This release of Diamond provides a variety of new features.

CrossLink Family Support

- Power Calculator Improvements - support power pin sharing to be the same voltage for small package
- Improved power number calculations - Power Calculator uses 5th order exponential power model

ECP5U/UM/5G Family Support

- ECP5 Automotive Devices (ECP5U 12K, ECP5UM 25K/45K)
  - 381caBGA package is generally available
  - Added -7 speed grade
- Removal of IBIS_AMI support for ECP5UM/5G families
- Power Saving Improvement - allow disabling of INBUF for unused input or output I/Os

MachXO3L/LF Family Support

- MachXO3L/LF 9400E caBGA256/400/484 is generally available
- Power Saving Improvement - allow disabling of INBUF for unused input or output I/Os
- Final characterized data for Package, Timing, SSO and IBIS hardware data files

New SPI Flash Support

The following three Macronix flash (MX25L25635F, MX25L12835F, MX25L12845G) are supported.
Supported Devices

Lattice Diamond can be used with either a free license or a subscription license. The two licenses provide access to different device families.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Free License</th>
<th>Subscription License</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASC</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>ECP5U</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>ECP5UM</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>ECP5UM5G</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeEC™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP2™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP2M™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP2S</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP2MS</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeECP3™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeSC™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeSCM™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeXP™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LatticeXP2™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>LIFMD (CrossLink)</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>MachXO™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>MachXO2™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>MachXO3L</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>MachXO3LF</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Platform Manager™</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Platform Manager 2</td>
<td>✔️</td>
<td>✔️</td>
</tr>
</tbody>
</table>

Updating Projects from an Earlier Version

If you want to work on a design project created with an earlier version of Diamond, start with the following procedures. These procedures adapt the project for the changes in Diamond.

Find out which version of Diamond your project was created with. Then work through the changes for that and every later version, starting with the earliest and going to the most recent. For example, if your project was created with
Diamond 1.1, you would start with the changes for 1.1. After completing those changes, you would work on the changes for 1.2, then 1.4, and so on.

When you open a project from Diamond 1.2 or earlier, Diamond opens a dialog box warning that Diamond will automatically move all SDC files to the Synthesis Constraint Files folder in File List view and remove the “Input SDC Constraint File” options from the strategies. If the project is using LSE, the file names will be changed to use an .ldc extension.

Once saved, the project will not be compatible with earlier Diamond versions.

2.2 Projects
ECP5 does not use the CIN port of the CCU2C Carry Chain primitive. This port should not be connected to anything. If the port is connected, the Design Map stage will fail with an error message. If you see such a failure, correct the design in one of the following ways:

- Rerun synthesis. This should correct the problem if the CCU2C primitive is part of an IPexpress module.
- If the CCU2C primitive was added to your HDL manually, edit the code to remove the connection. See the following examples:

  In Verilog:

  ```verilog
  CCU2C addsub_0 (.A0(scuba_vlo), .A1(DataA[0]),
    .B0(scuba_vlo), .B1(DataB[0]), .C0(scuba_vhi),
    .C1(scuba_vhi), .D0(scuba_vhi), .D1(scuba_vhi),
    .CIN(), .S0(), .S1(Result[0]), .COUT(co0));
  ```

  In VHDL:

  ```vhdl
  signal tmp: std_logic := 'X';
  cnt_cia: CCU2C
    generic map (INJECT1_1=> "NO", INJECT1_0=> "NO",
      INIT1=> "0000", INIT0=> "0000")
    port map (A0=>scuba_vhi, A1=>scuba_vhi, B0=>scuba_vhi,
      B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi,
      D0=>scuba_vhi, D1=>scuba_vhi,
      CIN=>tmp, S0=>open,S1=>open, COUT=>cnt_ci);
  ```
2.0.1 Projects

Several strategy options have new default values. If you are using Synplify Pro in integrated mode (running synthesis automatically in Diamond), check that the following settings are still as you want them. Also, check the setting of the Auto Hold-Time Correction option under Place & Route Design. Its default changed to On for all devices. This is still current in Synplify Pro versions.

Table 1: New Default Values for Synplify Pro for Lattice

<table>
<thead>
<tr>
<th>Option</th>
<th>Before</th>
<th>Now</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fanout Limit is now Fanout Guide</td>
<td>100</td>
<td>1000</td>
</tr>
<tr>
<td>Export Diamond Settings to Synplify Pro GUI</td>
<td>Not available</td>
<td>No</td>
</tr>
<tr>
<td>Export Diamond Settings to Synplify Pro GUI (new in 2.2)</td>
<td>Not available</td>
<td>No</td>
</tr>
<tr>
<td>Fix Gated Clocks and Fix Generated Clocks</td>
<td>3 (converts and reports all sequential elements)</td>
<td>True (converts with no report)</td>
</tr>
<tr>
<td>Fix Gated Clocks and Fix Generated Clocks combined into new Clock Conversion</td>
<td>3 (converts and reports all sequential elements)</td>
<td>True (converts with no report)</td>
</tr>
<tr>
<td>Frequency</td>
<td>200</td>
<td>auto (blank means “auto”)</td>
</tr>
<tr>
<td>Number of Critical Paths</td>
<td>3</td>
<td>blank (unspecified)</td>
</tr>
<tr>
<td>Number of Start/End Points</td>
<td>0</td>
<td>blank (unspecified)</td>
</tr>
<tr>
<td>Output Preference File</td>
<td>False</td>
<td>True</td>
</tr>
<tr>
<td>Pipelining and Retiming</td>
<td>False</td>
<td>Pipelining Only</td>
</tr>
<tr>
<td>Resolved Mixed Drivers</td>
<td>True</td>
<td>False</td>
</tr>
<tr>
<td>Use Clock Period for Unconstrained I/O</td>
<td>True</td>
<td>False</td>
</tr>
</tbody>
</table>

1.4 Projects

For Diamond 1.4 and earlier, there might be some constraints that are not honored because of the Synplify Pro cross-probing feature. This EDIF renaming is usually related to bus names.

If such a problem occurs, you can turn off the renaming feature by placing the following line in the "Command line Options" text box of the Synplify Pro section of the active strategy:

```
set_option -syn_edif_array_rename 0
```
1.2 Projects
There were several enhancements for IP and MachXO2.

IP Incompatibilities
SPI4.2 2.7 is not compatible with Diamond 1.3 or later. If you are using this IP, check the Lattice Semiconductor Web site for a more recent version.

MachXO2 Changes
See if your design involves any of the following features:
- For EFB modules with user flash memory (UFM), regenerate the module.
- For IO_TYPE=PCI33 on a MachXO2-1200 or larger device, check if the CLAMP is using the default setting. With Diamond 1.3 the CLAMP default changes from ON to PCI and the I/O will be placed in bank 2. If you were using the default and still want the setting to be ON, you need to set it explicitly.
- For PCI33 MT 6.5 and PCI33 T 6.4 IP, either set the CLAMP to ON explicitly or choose a bigger package (256 or more).

1.1 or 1.0 Projects
There were several enhancements for IP and MachXO2.

IP Incompatibilities
The following IP versions are not compatible with Diamond 1.2 or later. If you are using any of these IP, check the Lattice Semiconductor Web site for a more recent version.
- Convolution Block Encoder 3.6
- DDR1 6.9
- DDR2 7.1
- DDR3 1.2.1
- DDR1_CP 1.1 with MachXO2
- DDR2_CP 1.1 with MachXO2
- Interleaver Deinterleaver 3.5
- PCI_MT_33 6.4
- PCIe RC Lite 1.2
- Tri-Speed MAC 3.4
- Viterbi Block Decoder 4.6

MachXO2 Support
Some aspects of the software support for MachXO2 designs have been improved. See if your design involves any of the following features:
- The 4K/7K design with PLL has a CIB-to-PLL jump change. If you are using this design, recompile it.
Other Information Resources

Other available information resources for the Diamond software include the following.

- General Information: General information on Lattice Diamond can be found on the Lattice Web site at:
  www.latticesemi.com/latticediamond

- Online Help: Start Lattice Diamond and choose Help > Lattice Diamond Help.

- Lattice Diamond User Guide: This document can be found from a link on the Start Page view.

- Training Videos: Several short videos are available on different aspects of the Lattice Diamond software. These can be viewed online at:
  www.latticesemi.com/latticediamond
  Click the Videos tab.

System Requirements

The basic system requirements for Lattice Diamond are:

- Intel Pentium or Pentium-compatible PC, or AMD Opteron system support (Linux only)
- CPU with the SSE3 instruction set to run the Aldec Active-HDL Lattice Edition simulator
- One of the following operating systems:
  - Windows 7 (64-bit), Windows 8/8.1 (64-bit), or Windows 10 (64-bit).
  - Red Hat Enterprise Linux 6.7/7.3. The host operating system is supported in 64-bit only.
- Approximately 5.75 GB free disk space
- RAM adequate for your FPGA design. For guidelines see “Memory Requirements” on page 10.
- Network adapter and, for a floating license, network connectivity
  A node-locked license is based on the physical (hard-coded) address provided by the network adapter. Network connectivity is not required for a
node-locked license. In the absence of a network connection, you can install the NWLink IPX/SPX protocol to force recognition of your NIC card ID (see the Installation Notice).

A floating license requires access to the license server, so both a network adapter and connectivity are required.

- JavaScript-capable Web browser
- Microsoft Internet Explorer 8 or higher if using the included Aldec Active-HDL Lattice Edition simulator
- Acrobat Reader 5.0 or later

## Memory Requirements

Table 2 lists the minimum memory requirements and the recommended memory for the Lattice Semiconductor devices supported by Diamond.

Designing for LatticeECP3 with more than 95K LUT on a Windows system requires a 64-bit operating system.

<table>
<thead>
<tr>
<th>Device</th>
<th>Size</th>
<th>64-Bit Operating Systems</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Minimum</td>
</tr>
<tr>
<td>ECP5U/UM/UM5G</td>
<td>All</td>
<td>4 GB</td>
</tr>
<tr>
<td>LatticeEC, LatticeECP</td>
<td>Up to 20K LUT</td>
<td>1 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 50K LUT</td>
<td>1.5 GB</td>
</tr>
<tr>
<td>LatticeECP2/M</td>
<td>Up to 20K LUT</td>
<td>1.5 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 50K LUT</td>
<td>2 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 100K LUT</td>
<td>2 GB</td>
</tr>
<tr>
<td>LatticeECP3</td>
<td>Up to 95K LUT</td>
<td>4 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 150K LUT</td>
<td>6 GB</td>
</tr>
<tr>
<td>LatticeSC/M</td>
<td>Up to 40K LUT</td>
<td>1.5 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 115K LUT</td>
<td>2 GB</td>
</tr>
<tr>
<td>LatticeXP, LatticeXP2</td>
<td>Up to 20K LUT</td>
<td>1 GB</td>
</tr>
<tr>
<td></td>
<td>Up to 50K LUT</td>
<td>1.5 GB</td>
</tr>
<tr>
<td>MachXO, MachXO2, MachXO3L</td>
<td>All</td>
<td>512 MB</td>
</tr>
<tr>
<td>LIFMD (CrossLink)</td>
<td>All</td>
<td>512 MB</td>
</tr>
<tr>
<td>Platform Manager, Platform Manager 2</td>
<td>All</td>
<td>512 MB</td>
</tr>
</tbody>
</table>
Issues Fixed

The following known issues are fixed with this release. Their workarounds are no longer needed. For the complete list of known issues, see www.latticesemi.com/view_document?document_id=50676

External Memory non-Support for Advanced SPI Flash
External memory is not supported for MachXO2 devices but the operation was completed successfully in the deployment tool. Such an operation is now prohibited.

Versions affected: Diamond 3.7
Devices affected: MachXO2
Fixed_3.10
CR126188

Error message “FTD2XX.dll is missing”
When batch programming command was issued with USB cable type, above error message was issued.

Versions affected: Diamond 3.7
Devices affected: All
Fixed_3.10
CR126554

Support for protecting golden image of STMicro SPI flash
The Diamond programmer formerly did not support protecting/securing golden pattern sectors for STMicro SPI flash SPI-M25P64.

Versions affected: Diamond 3.8
Devices affected: LatticeECP3
Fixed_3.10
CR127215

DQS timing de-rating table updated for ECP5U devices
There was formerly an error in naming the GBB timing files that caused all the DQS related timing arcs to be faulty since pointing to an invalid de-rating table of values making timing closure difficult.

Versions affected: Diamond 3.10SP1
Devices affected: ECP5U
Fixed_3.10
CR128210

Known Issues

Following are known issues with this release and workarounds for them. For the complete list, see:

Missing feature in PMI FIFO modules for VHDL

An error occurs when using the VHDL version of the generated code. The workaround is to use the Verilog version.

Versions affected: Diamond 3.10
Devices affected: All
CR128114

Some Intellectual Property (IP) modules may not meet targeted timing on LatticeECP3 or LatticeXP2 devices

Some IP modules may not meet targeted fMAX when used with LatticeECP3 or LatticeXP2 devices. The following table lists the IP and affected devices:

<table>
<thead>
<tr>
<th>IP</th>
<th>LatticeECP3</th>
<th>LatticeXP2</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5G Ethernet PCS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JESD207</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Master Target 66</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Target 66</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCS PIPE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRIO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DDR2 SDRAM Controller</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If you need assistance with this issue, contact Lattice Technical Support.

Versions affected: Diamond 3.10
Devices affected: LatticeECP3, LatticeXP2
Some CrossLink Soft IPs will fail during implementation if missing DCS Initialization file

The following Crosslink Soft IPs require a user-created DCS Initialization file during IP generation. If the file does not exist at the location path entered by the user in the IP generation GUI, an empty DCS Initialization file will be automatically generated. Then the IP generation can still go through without issue. However, this empty DCS Initialization file will cause issues when users try to run through the implementation flow later on. The following IPs are affected:

- CMOS to DPHY (in DSI mode)
- CSI-2/DSI D-PHY Transmitter (in DSI mode)
- DSI to DSI
- FPD-LINK to DSI
- DSI to Dual DSI Bandwidth Reducer

It is also important to note that when generating the IP by loading the .sbx file, users need to make sure the valid DCS Initialization file still exists in the same location previously specified.

For information on how to create a DCS Initialization file, please refer to each Soft IP's User Guide.

Versions affected: Diamond 3.10
Devices affected: CrossLink
CR127902

Median Filter IP cannot install

This IP was supported in Diamond 1.3. It is currently not supported for 64-bit platforms. Contact Lattice Technical Support if using this IP.

Versions affected: Diamond 3.10
Devices affected: All
CR127595

I/O Power or Total Power does not change with INBUF On or Off

For I/Os configured as output-only mode (with tristate control), or as unused I/Os, the input buffer can be drawing current from VCCIO if not disabled (with the INBUF option to be ON) in the Diamond software. The amount of current depends on the voltage on the pin. If the voltage on the pin (when the output is tri-stated, or the pin is unused) is not pulled up to VCCIO, or is pulled down to GND, this input buffer current can be observed on VCCIO. The Power
Calculator does not include this current, and is calculated based on the assumption that these inputs are pulled to either VCCIO or GND.

Versions affected: Diamond 3.10
Devices affected: MachXO2, MachXO3L/LF, ECP5U/UM/5G
CR128098

**Platform Manager LPTM21L device shows invalid error messages when opening Spreadsheet View**

The pins listed in the following error messages are pre-defined and fixed. Therefore, the error messages that display when opening the Spreadsheet View are incorrect. The Diamond flow will proceed through successfully irrespective of these messages.

ERROR - Pin 'C1' is not found.
ERROR - Pin 'C4' is not found.
ERROR - Pin 'C3' is not found.

ERROR - Unknown Object 'CLOCK/CE/LSR NET' 'clkrst_inst/top_unit/LB_ResetN_i'.

Versions affected: Diamond 3.10SP3
Devices affected: Platform Manager 2
CR128896. 129003

Contacting Technical Support

**FAQs** The first place to look. The Answer Database on the Lattice Semiconductor Web site provides solutions to questions that many of our customers have already asked. Lattice Applications Engineers are continuously adding to the Database.

**Technical Support Assistance** Submit a technical support case via www.latticesemi.com/techsupport.

**For Local Support** Contact your nearest Lattice Sales Office

Trademarks
All Lattice trademarks are as listed at www.latticesemi.com/legal. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. All other trademarks are the property of their respective owners.