Lattice Wireless Solutions

Ready-to-Use Wireless Portfolio

Lattice provides designers with low-cost and low-power programmable solutions that are ready-to-use right out of the box. For wireless applications, a full suite of tested solutions are available that include:

- FPGAs with Embedded SERDES Compliant to CPRI, Ethernet, Serial RapidIO 2.1, PCIe and JESD204A Standards
- FPGAs with I/O to Support High-Speed Parallel Interfaces Found on Data Conversion Devices
- FPGAs with Embedded, High Performance DSP Blocks
- A Portfolio of Soft IP Cores and Reference Designs
- Application Specific Development Boards and Demonstration Designs
- Test and Interoperability Reports for PMA, PCS and Generic I/O

SILICON: INDUSTRY LEADING PROGRAMMABLE WIRELESS PLATFORM

LatticeECP3™ Features

- Low-Cost Digital SERDES
  - Ideal for low-cost chip-to-chip and small form-factor backplane applications
- Up to 16 Channels per Device
  - Supports CPRI, OBSAI, Serial RapidIO, JESD204A, PCI Express, Ethernet (Gbe, XAUI, SGMII) and SMPTE
  - Complete End-to-End Solution
  - Soft IP implementations for connectivity and RF/BB processing applications
- Very Low Power
  - 110mW Per Channel (Typical @ 3.2Gbps)
- Low-Power, High-Value FPGA Fabric
  - High end features at low cost
  - Cascadable DSP with 54-bit ALU
- Small Form Factor
  - Small, low-cost 17x17mm wirebond packages

LatticeECP3 Block Diagram

LatticeECP3 Selector Guide

<table>
<thead>
<tr>
<th>Parameter</th>
<th>ECP3-17</th>
<th>ECP3-35</th>
<th>ECP3-70</th>
<th>ECP3-95</th>
<th>ECP3-150</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUTs (K)</td>
<td>17</td>
<td>33</td>
<td>67</td>
<td>92</td>
<td>149</td>
</tr>
<tr>
<td>EBR Block SRAM (K bits)</td>
<td>700</td>
<td>1327</td>
<td>4420</td>
<td>4420</td>
<td>6850</td>
</tr>
<tr>
<td>Distributed RAM (K bits)</td>
<td>36</td>
<td>68</td>
<td>145</td>
<td>188</td>
<td>303</td>
</tr>
<tr>
<td>18x18 Embedded Multipliers</td>
<td>24</td>
<td>64</td>
<td>128</td>
<td>128</td>
<td>320</td>
</tr>
<tr>
<td>3.2Gbps SERDES Channels</td>
<td>4</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>16</td>
</tr>
<tr>
<td>Number of PLLs/DLLs</td>
<td>2+2</td>
<td>4+2</td>
<td>10+2</td>
<td>10+2</td>
<td>10+2</td>
</tr>
<tr>
<td>Power Grades¹</td>
<td>-S, -L</td>
<td>-S, -L</td>
<td>-S, -L</td>
<td>-S, -L</td>
<td>-S, -L</td>
</tr>
<tr>
<td>Speed Grades²</td>
<td>-6, -7, -8</td>
<td>-6, -7, -8, -9</td>
<td>-6, -7, -8, -9</td>
<td>-6, -7, -8, -9</td>
<td>-6, -7, -8, -9</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Packages &amp; SERDES / I/O Combinations</th>
<th>ECP3-17</th>
<th>ECP3-35</th>
<th>ECP3-70</th>
<th>ECP3-95</th>
<th>ECP3-150</th>
</tr>
</thead>
<tbody>
<tr>
<td>328-ball cSBGA (10 x 10 mm)</td>
<td>2/116</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256-ball FBGA (17 x 17 mm)</td>
<td>4/133</td>
<td>4/133</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>484-ball fpBGA (23 x 23 mm)</td>
<td>4/222</td>
<td>4/295</td>
<td>4/295</td>
<td>4/295</td>
<td></td>
</tr>
<tr>
<td>672-ball fpBGA (27 x 27 mm)</td>
<td>4/310</td>
<td>8/380</td>
<td>8/380</td>
<td>8/380</td>
<td></td>
</tr>
<tr>
<td>1156-ball fpBGA (35 x 35 mm)</td>
<td>12/490</td>
<td>12/490</td>
<td>16/586</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. -S = Standard Power; -L = Low Power
2. -9 = High-Speed Device
**Low Latency CPRI**
- Supports the Physical Link Layer (Layer 1) and Data Link Layer (Layer 2) of the CPRI v4.0 Specification
- Supports the three Standard Bit Rates of the CPRI Specification and 3G (614.4 Mbps, 1228.8 Mbps, 2457.6 Mbps, 3072 Mbps)
- Supports 8b/10b Encoding/Decoding Performed in the PCS/SERDES
- Performs Code-violation Detection Performed in the PCS/SERDES
- Performs CPRI Hyperframe Framing
- Performs Synchronization and Timing as Defined in Section 4.2.8 of the CPRI Specification
- Supports low Latency Variation Requirements for Multi-hop Topologies
- Supports the L1 Inband Protocol
- Provides a Parallel Interface for Merging Vendor Specific Data into the CPRI Frame
- Provides a Start-up Sequence State Machine in Hardware for both REG and RE Nodes
- Performs Link Maintenance as Defined in Section 4.2.10 of the CPRI Specification - LOS Detection, LOF Detection, RAI Indication

**Serial RapidIO 2.1**
- Serial RapidIO 2.1 Endpoint Core for Processor Bridging, Control Plane Interfaces and Bridging to Legacy Interface Applications in a Small Footprint
- Allows for 1x, 2x, 4x Lane Configurations at up to 3.125Gbps per Lane
- Implements Physical Layer, Transport Layer, Maintenance Transaction Handling and Error Management Extensions.
- Provides Infrastructure Support for External Logical Layer Functions, Enabling Maximum Flexibility
- Provides a Choice of Logical Layer Functions that are Important for the Application
- Provides a Choice of how logic layer Functions Interact with the rest of the System - SOC Bus or Streaming Interfaces
- Supports Software Implementations of Control Plane Oriented Functions such as Doorbells and Messages
- Backward Compatible with the v1.3 Specification
- Demo platform and Interop and Throughput Documentation available

**SGMII / Gigabit Ethernet**
- Implements PCS Functions of the Cisco SGMII Specification, Revision 1.7
- Implements PCS Functions for IEEE 802.3z (1000BaseX)
- Dynamically Selects SGMII/1000BaseX PCS Operation
- Supports MAC or PHY Mode for SGMII Auto-negotiation
- Supports (G)MII data rates of 1Gbps, 100Mbps, 10Mbps
- Includes Easy Connect Option for Seamless Integration with Lattice’s Tri-Speed MAC (TSMAC) IP Core

**PCI Express Endpoint IP (x1, x4)**
- 125 MHz User Interface
- Credit Interface for Transmit and Receive for PH, PD, NPH, NPD, CPLH, CPLD Credit Types
- Upstream/downstream, Single Function Endpoint Topology

**High-Speed Data Conversion**
- Support for High-Speed LVDS-based ADCs
- Support for High-Speed ADCs Utilizing the SERDES-based, JESD204A Specification
- Reference Designs and Evaluation Platforms Available for both LVDS-based and JESD204-based Applications

**4G Multi-Channel DUC/DDC**
- Compliant with the WiMAX transmit spectral mask
- Four complex (I and Q channels) DUC/DDC for sampling frequency of 89.6 MHz
- 18-bits data and coefficient widths, with pre-determined coefficient values
- Includes evaluation test bench and scripts for simulation and implementation
- Includes scripts to create IPs and simulation libraries
- Self-checking test bench with programs to generate golden output
- Verilog source code is provided to enable customization of the design

**Block Viterbi Decoder**
- Compatible with the Following Standards: IEEE 802.16-2004 SC PHY / OFDM PHY, IEEE802.11a, 3GPP, 3GPP2, and DVB-S
- Supports Multiple Code Rates
- Variable Constraint Length from 3 to 9
- Supports Dynamically Variable Code Rates and Puncture Patterns
- Dynamic BER Estimation Option

**Dynamic Block Reed-Solomon Encoder**
- 3- to 12-bit Symbol Width
- Configurable Field Polynomial
- Configurable Generator Polynomial: Starting Root and Root Spacing
- User-defined Codewords
- Selectable Following Communications Standards: OC-192, DVB, CCSDS, ATSC, and more

**FFT/iFFT Compiler**
- Wide Range of Points Sizes: 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384
- Choice of High-performance (Streaming I/O) and Low Resource ( Burst I/O) Versions
- Run-time Variable FFT Point Size
- Forward, Inverse or Port-Configurable Forward/Inverse Transform Modes

**FIR Filter Generator**
- Variable number of taps up to 2048
- Input and coefficients widths of 4 to 32 bits
- Multi-channel support for up to 256 channels
- Decimation and Interpolation ratios from 2 to 256
- Support for half-band filter
- Signed or unsigned data and coefficients
- Coefficients symmetry and negative symmetry optimization
- Re-loadable coefficients support
- Selectable output width, precision, overflow (wrap-around or saturation) and rounding

**CORDIC**
- Supports Vector rotation (polar to rectangular), Vector translation (rectangular to polar), Sin and cos, Arctan
- Input data widths from 8 to 32 bits
- Configurable number of iterations used to derive output from 4 to 32
- Optional pre-rotation module
- Optional amplitude compensation scaling module to compensate for the CORDIC algorithm’s output amplitude scale factor
- Selectable rounding
- Selectable word-serial architectural configuration for area optimization
- Signed 2’s complement data

**OBASI (Reference Design)**
- Supports the Physical Link Layer and the Data Link Layer of the OBASI RP3-01 Specification
- Supports the three Standard Bit Rates of the OBASI RP3 Specification (768 Mbps, 1536 Mbps, and 3072 Mbps)
- OBASI Data Link Parameter Values Specified via Separate Dedicated I/O allowing Hardwired Configuration or Register-based Programmable Control of Core Functionality. See the User’s Guide for Parameter and Range Details
- GUI-selectable CDMA and WCDMA, GSM/EDGE, 802.16 Evaluation Configurations
## Lattice Wireless Evaluation Platforms

<table>
<thead>
<tr>
<th>Platform</th>
<th>Board Name</th>
<th>Other Interfaces</th>
</tr>
</thead>
</table>
| LatticeECP3 | Serial Protocol Board | • SMAs for SERDES (4 channels)  
• RJ-45 |
| I/O Protocol Board | • SMAs for SERDES (4 channels)  
• RJ-45 |
| AMC Card | • VITA 57 Connector for FMC  
• RJ-45 Interface for GMII/RGMII |

- **LatticeECP3 I/O Protocol Board**
  - SMAs for SERDES (4 channels)
  - RJ-45
  - SPI4.2 Connector
  - SMAs for LVDS I/O
  - DDR3 Memory Dual DIMM (64 bit)

- **LatticeECP3 AMC Card**
  - VITA 57 Connector for FMC
  - RJ-45 Interface for GMII/RGMII
  - SFP Cage for SGMII Support
  - SERDES Backplane (FatPipes, 8 Channels)
  - Front Panel USB Port

---

### JESD204A ADC Reference Design

The LatticeECP3 provides seamless support for the JESD204A specification as it relates to high-speed Analog-to-Digital Converters (ADCs). Lattice has partnered with NXP to provide a reference design using the low-cost LatticeECP3 FPGA and a LatticeECP3 I/O Protocol board. This provides designers an ideal platform for a low-cost, low power and small footprint solution for FPGA-based serial data acquisition and processing.

---

### CPRI REC-to-RE and REC Standalone Loopback Demos

The LatticeECP3 CPRI demo demonstrates the performance of the LatticeECP3 PCS with the CPRI IP core at 1.228/2.457/3.072 Gbps. The CPRI Demo Design is a single-channel CPRI core with data generator/checker. The PCS serializes the data in the transmit direction, and de-serializes it in the receive direction.

---

### JESD204A ADC Reference Design Block Diagram

![Diagram of JESD204A ADC Reference Design](image)

---

### CPRI REC-to-RE Demo – Full System Emulation

![Diagram of CPRI REC-to-RE Demo](image)
Lattice IPexpress™ Tool

IPexpress, a key element of the Lattice Diamond® design environment, revolutionizes and simplifies IP design. The IPexpress design flow enables users to fully parameterize IP in real-time. The designer can then instantiate the user-configured IP and complete the design process, including full timing simulation and bitstream generation.

VIEW IP CORES AVAILABLE FOR DOWNLOAD

From the Lattice IP Server Tab within IPexpress, you can view available LatticeCORE™ user-configurable IP cores for download.

INSTALL OR DOWNLOAD IP CORES

You can download and install LatticeCORE user-configurable IP cores on your computer, or you can simply download them and install them later.

### WIRELESS IP PORTFOLIO

<table>
<thead>
<tr>
<th>Function</th>
<th>IP and Reference Designs for LatticeECP3 and ECP2M FPGAs</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Serial Baseband Interconnect</strong></td>
<td>• Low Latency CPRI IP Core for Baseband Data Transport&lt;br&gt;• RP3-01 OBSAI IP Core for Baseband Data Transport&lt;br&gt;• SRIO Endpoint Core (x1, x2, x4)&lt;br&gt;• SGMII / Gigabit Ethernet&lt;br&gt;• PCI Express Endpoint (x1, x4)</td>
</tr>
<tr>
<td><strong>Data Conversion</strong></td>
<td>• JESD204A IP Core&lt;br&gt;• ADC Interface Reference Design</td>
</tr>
<tr>
<td><strong>Signal Processing</strong></td>
<td>• Multi-channel, Multi-mode Digital Up/Down Conversion (DUC, DDC) for WCDMA, LTE and WiMAX&lt;br&gt;• Digital Pre-Distortion and Crest Factor Reduction IP Cores&lt;br&gt;• Block Viterbi Decoder IP Core&lt;br&gt;• Dynamic Block Reed-Solomon Encoder IP Core&lt;br&gt;• FFT Compiler IP Core&lt;br&gt;• Numerically Controlled Oscillator IP Core&lt;br&gt;• FIR Filter Generator IP Core&lt;br&gt;• 3GPP-LTE CTC Decoder and WiMAX 802.16 CTC Decoder IP Cores from TurboConcept</td>
</tr>
<tr>
<td><strong>DSP Building Blocks</strong></td>
<td>Lattice, and our LatticeCORE Connections Partners, offer a wide range of DSP IP cores and reference designs. Go to <a href="http://www.latticesemi.com">www.latticesemi.com</a> for a complete list.</td>
</tr>
<tr>
<td><strong>Embedded Processors</strong></td>
<td>• LatticeMico8 open source microcontroller&lt;br&gt;• LatticeMico32 open source microprocessor</td>
</tr>
</tbody>
</table>

Applications Support
1-800-LATTICE (528-8423)
503-268-8001
techsupport@latticesemi.com