Integrates Zero Delay Buffers and Fan-out Buffers and Provides Multi-voltage Logic Interface

Imagine using a single, low-cost, programmable clock distribution device as a zero delay buffer (ZDB) or a non-zero delay fan-out buffer (FOB), or both, in the same package instead of selecting different clock ICs from multiple vendors! That is what you get with Lattice’s revolutionary ispClock™5300S family.

The ispClock5300S architecture is built around a high performance PLL with programmable input, feedback, and output interface standards. Each output’s skew can be individually and precisely controlled to compensate for differences in board trace lengths or timing requirements of the receiving devices. Additionally, each output can be individually configured for fan-out buffer or zero-delay buffer operation. The programmable output termination per output feature enables interfacing of the ispClock5300S device to any clock network with standard trace impedance.

Four Modes of Operation

- **Zero Delay Buffer**
- **Zero Delay & Non-Zero Delay Buffer**
- **Non-Zero Delay Buffer with & w/o Divider Mode**

ispClock5300S Block Diagram

**Key Features and Benefits**

- **Each Output Programmable as FOB or ZDB from the Reference Clock**
  - Single chip replaces a variety of ZDB and FOB ICs
  - Single chip meets most clock distribution needs
- **Programmable Output Interface Standard**
  - Integrates logic translation buffers
  - Used across multiple clock networks
- **Precision Programmable Skew**
  - Minimizes serpentine traces to reduce circuit board area
  - Compensates for unforeseen changes to set-up and hold times
- **Programmable Output Termination**
  - Eliminates external termination resistors to reduce circuit board area
- **Programmable Single-ended or Differential Clock Reference Input**
  - Single chip replaces differential/single-ended input FOB and ZDB ICs
- **High Performance PLL**
  - Low jitter (<12ps)
  - Low skew (<100ps)
- **JTAG Programming and Boundary Scan**
  - Increases test coverage and reduces manufacturing time
- **Five Devices with 4, 8, 12, 16 or 20 Outputs**
  - Covers a wide clock distribution application range
Design Made Simple with PAC-Designer Software

Lattice’s PAC-Designer® software, a PC-based software tool, provides simple and intuitive pull-down menus for configuring all programmable features of the device. In addition, design utilities like the Skew Editor, Frequency Calculator and Frequency Synthesizer enable easy configuration of various counters and other options. Configurations can be downloaded into ispClock devices from a PC parallel port.

ispClock5300S Attributes

<table>
<thead>
<tr>
<th>Feature</th>
<th>ispClock5300S Device</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5304S</td>
</tr>
<tr>
<td>Outputs</td>
<td>4</td>
</tr>
<tr>
<td>I/O Frequency Ranges</td>
<td>8 to 267MHz (input), 5 to 267MHz (output)</td>
</tr>
<tr>
<td>VCO Operation</td>
<td>160 to 400 MHz</td>
</tr>
<tr>
<td>Spread Spectrum Compatibility</td>
<td>Yes</td>
</tr>
<tr>
<td>Programmable Input Types</td>
<td>LVTTL, LVCMOS, SSTL, HSTL, LVDS, LVPECL, Differential SSTL, Differential HSTL</td>
</tr>
<tr>
<td>Programmable Output and Feedback Interface Types</td>
<td>LVTTL, LVCMOS, SSTL, HSTL</td>
</tr>
<tr>
<td>PLL Feedback</td>
<td></td>
</tr>
<tr>
<td>Maximum Output Skew</td>
<td></td>
</tr>
<tr>
<td>Maximum Period Jitter (RMS)</td>
<td></td>
</tr>
<tr>
<td>Maximum Static Phase Offset</td>
<td></td>
</tr>
<tr>
<td>Programmable Skew</td>
<td></td>
</tr>
<tr>
<td>Programmable Termination</td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>48 TQFP</td>
</tr>
</tbody>
</table>

Application Diagram

The ispClock5300S is a PLD that can be used as a standard clock distribution IC across all designs.

- Integrates fan-out buffers, zero-delay buffers and termination resistors
- No trace snaking necessary
- Offers JTAG boundary scan feature

Applications Support

1-800-LATTICE (528-8423)
503-268-8001
techsupport@latticesemi.com

Copyright © 2012 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., Lattice (design), ispClock, ispPAC, PAC-Designer and ispDOWNLOAD are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.