Enabling Wi-Fi Connectivity in Feature Phones

Add a SDIO Host Controller to Your Mobile Processor

Wi-Fi Integration in Handsets

The growing demand for mobile web browsing is driving the need for high-performing mobile processors. At the same time, the expense of data streaming creates greater demand for Wi-Fi integration.

The use of Wi-Fi can be a good alternative to using a service provider’s network for web browsing, downloading content and video streaming, as many service providers move away from offering unlimited data usage plans. Consumers with Wi-Fi can also utilize free public Wi-Fi hot spots, make VoIP calls and more.

Wi-Fi Integration Challenges

Many baseband processors primarily designed for feature phones lack a true SDIO host controller. Most entry-level feature phones have at minimum a simple WAP browser or sometimes a full web browser. While high-end feature phones are usually equipped with a full web browser, user internet demand is creating the need to integrate Wi-Fi capability. Figure 1 shows WAP (left) and the full web browser (right).

Most feature phone baseband processors offer a 1x SD interface ideal for SD/MMC memory cards, but can’t be used for SDIO based devices like Wi-Fi or mobile TV chipsets. While Wi-Fi chipsets can be attached through the SPI port, performance is usually limited.

Wireless Local Area Network Standards

<table>
<thead>
<tr>
<th>Technology</th>
<th>Downlink</th>
<th>Uplink</th>
<th>Frequency</th>
<th>Modulation</th>
<th>Release Date</th>
<th>Standards</th>
</tr>
</thead>
<tbody>
<tr>
<td>WiMax 802.16e</td>
<td>70</td>
<td>70</td>
<td>2.3, 2.5, 3.5, 3.7 and 5.8</td>
<td>OFDM</td>
<td>2005</td>
<td>IEEE 802.16e</td>
</tr>
<tr>
<td>WiFi 802.11</td>
<td>2</td>
<td>2</td>
<td>2.4</td>
<td>DSSS</td>
<td>Jun-97</td>
<td>IEEE 802.11 (Legacy Mode)</td>
</tr>
<tr>
<td>WiFi 802.11a</td>
<td>54</td>
<td>54</td>
<td>5</td>
<td>OFDM</td>
<td>Sep-99</td>
<td>IEEE 802.11a</td>
</tr>
<tr>
<td>WiFi 802.11b</td>
<td>11</td>
<td>11</td>
<td>2.4</td>
<td>DSSS</td>
<td>Sep-99</td>
<td>IEEE 802.11b</td>
</tr>
<tr>
<td>WiFi 802.11g</td>
<td>54</td>
<td>54</td>
<td>2.4</td>
<td>OFDM</td>
<td>Jun-03</td>
<td>IEEE 802.11g</td>
</tr>
<tr>
<td>WiFi 802.11n</td>
<td>200</td>
<td>200</td>
<td>2.4, 5</td>
<td>OFDM</td>
<td>Nov-09</td>
<td>IEEE 802.11n</td>
</tr>
</tbody>
</table>

Figure 2: Wi-Fi standards and details.

Wi-Fi Standards

Wi-Fi technology built on IEEE 802.11 standards has many variants. See figure 2 for details.

802.11a/b were initially introduced in 1999. In 2003, 802.11g was added with downlink and uplink performance of 54Mbps. Later 802.11b/g combination chipset became the preferred choice of Wi-Fi chipset used in consumer products. However, with the introduction of 802.11n, the market has changed again. With maximum throughput of 200Mbps, 802.11n quickly became the primary choice for high-end smartphones.

Wi-Fi Interface Choices for Handsets

With 802.11n running at 200Mbps, it is clear that interfaces like SPI, UART, and I2C are not sufficient enough to keep up with the bandwidth requirement. It needs a faster yet efficient interface and fewer protocol signal lines to handle 802.11n connection in the handset. SDIO is the best candidate for this purpose. First, it runs with 6 signals (4 data, 1 command and 1 clock). Fewer signals means easier PCB routing which is ideal for handsets. Second, the SDIO2.0 specification is defined with a clock frequency of 50MHz. Multiply this by four data lines, then 200Mbps is the throughput needed for 802.11n. Last, Wi-Fi modules typically support two interfaces: PCI and SDIO. PCI is built primarily for the PC industry while SDIO is the Wi-Fi interface choice for the handset industry.
Lattice Solution

Lattice offers a true SDIO host controller in the iCE40™ ultra-low density FPGA to solve the Wi-Fi connectivity challenge. The Lattice SDIO host controller has a pre-defined processor interface which can be used “as-is” or modified to match the user’s needs. Similarly, the SDIO host controller can be customized to support either the version 2.0 fully compliant SDIO host controller or only selections of SDIO commands for Wi-Fi communication to further reduce the size for cost saving purposes. With the flexible iCE40 FPGA architecture, additional functional blocks such as GPIO expansion as well as additional peripherals (UART, SPI, I2C and others) can be added easily.

The SDIO host controller is also offered through the Lattice iCEcube2™ software as an encrypted IP. To evaluate the encrypted version of this IP, download iCEcube2 software from the Lattice website at www.latticesemi.com and request a license.

**Features supported by the SDIO host controller IP:**

- Meets SDIO standard specification version 2.0
- Auto card detect and SDIO card detection
- Forced initialization from the processor
- Supports SD 1-bit, SD 4-bit, and SPI modes
- Operates at the normal mode of 25MHz and high-speed mode of 50MHz
- Features an 8kbit read/write buffer for processor-initiated writes and reads
- Single and multi-byte read/write for SDIO cards
- Supports SDIO card interrupts

---

Applications Support
1-800-LATTICE (528-8423)
503-268-8001
techsupport@latticesemi.com

Copyright © 2012 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., and Lattice (design), ICE40 and ICEcube2 are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

October 2012
Order #: SB011