

MachXO3D-Dev-Brd


Rev - A

- 01 - Title page**
- 02 - Block diagram**
- 03 - USB to JTAG I/F**
- 04 - Versa connector (BANK0)**
- 05 - Arduino Header (BANK1)**
- 06 - CrossLink Header (BANK2)**
- 07 - Raspberry Pi (BANK3&4&5)**
- 08 - Analog Sense and Control**
- 09 - POWER DECOUPLING AND LED'S**
- 10 - POWER REGULATORS**




Lattice Semiconductor Applications
Email: techsupport@Latticesemi.com
Phone (503) 268-8001 -or- (800) LATTICE

Title		
Title page		
Size	Project	Schematic Rev 1.0
A	MachXO3D-Dev-Brd	Board Rev A
Date:	Wednesday, April 11, 2018	Sheet 1 of 10






Lattice Semiconductor Applications
 Email: techsupport@latticesemi.com
 Phone (503) 268-8001 -or- (800) LATTICE


Title		Block diagram	
Size B	Project	Schematic Rev	1.0
	MachXO3D-Dev-Brd	Board Rev	A
Date:	Wednesday, April 11, 2018	Sheet	2 of 10



Lattice Semiconductor Applications Email: techsupport@latticesemi.com Phone (503) 268-8001 -or- (800) LATTICE		
Title	USB to JTAG I/F	
Size B	Project MachXO3D-Dev-Brd	Schematic Rev 1.0
Date:	Wednesday, April 11, 2018	Board Rev A
	Sheet 3	of 10



- GDDR_DQ0 TP93
- GDDR_DQ1 TP94
- GDDR_DQ2 TP95
- GDDR_DQ3 TP96
- GDDR_DQ4 TP97
- GDDR_DQ5 TP98
- GDDR_DQ6 TP99
- GDDR_DQ7 TP100
- GDDR_DQ8 TP101
- GDDR_DQ9 TP102
- Bank1_T0 TP103
- Bank0_T1 TP104









Lattice Semiconductor Applications
 Email: techsupport@latticesemi.com
 Phone (503) 268-8001 -or- (800) LATTICE

Title: **Arduino Header (BANK1)**

Size B	Project	Schematic Rev 1.0
	MachXO3D-Dev-Brd	Board Rev A
Date: Wednesday, April 11, 2018	Sheet 5	of 10

CrossLink Headers




LATTICE SEMICONDUCTOR

Lattice Semiconductor Applications
Email: techsupport@latticesemi.com
Phone (503) 288-8001 or (800) LATTICE




Title: **CrossLink Header (BANK2)**

Size C	Project	Schematic Rev
	MachXO3D-Dev-Brd	1.0
Date:	Board Rev	
Wednesday, April 11, 2018	A	

Sheet 6 of 10




NOTE : PLACE SWITCH ON THE TOP SIDE



Character Signal Map

U3 pin	D18 pin	Segment
E4	5	DP
F5	10	G
G6	9	F
H7	1	E
C1	2	D
D2	4	C
G5	6	B
H6	7	A

7-SEGMENT DISPLAY



Raspberry Pi Connector




Lattice Semiconductor Applications
Email: techsupport@latticesemi.com
Phone (503) 268-8001 -or- (800) LATTICE

Title: Raspberry Pi (BANK3&4&5)		
Size B	Project: MachXO3D-Dev-Brd	Schematic Rev: 1.0
Date: Wednesday, April 11, 2018	Sheet: 7	of 10

Analog Sense and Control



ASC1 TEST POINTS




NOTE : PCB trace as a signal line not power plane.

NOTE: Place Q1 under U8 on another side of PCB.


Signal Name	Test Point
ASC_WDAT	TP10
ASC_RDAT	TP11
ASC_WRCLK	TP12
ASC_RESETb	TP13
ASC_CLK	TP14
ASC_VMON1	TP15
ASC_GS_VMON1	TP16
ASC_VMON2	TP17
ASC_GS_VMON2	TP18
ASC_VMON3	TP19
ASC_GS_VMON3	TP20
ASC_VMON4	TP21
ASC_GS_VMON4	TP22
ASC_VMON5	TP23
ASC_VMON6	TP24
ASC_VMON7	TP25
ASC_VMON8	TP26
ASC_VMON9	TP27
ASC_HMON	TP28
ASC_HVMON	TP29
ASC_IMONP	TP30
ASC_IMONN	TP31
TEMP_SENSE1P	TP32
TEMP_SENSE1N	TP33
TEMP_SENSE2P	TP34
TEMP_SENSE2N	TP35
ASC_TRIM1	TP36
ASC_TRIM2	TP37
ASC_TRIM3	TP38
ASC_TRIM4	TP39
ASC_HVOUT1	TP40
ASC_HVOUT2	TP41
ASC_HVOUT3	TP42
ASC_HVOUT4	TP43
ASC_LED1	TP44
ASC_LED2	TP45
ASC_LED3	TP46
ASC_LED4	TP47
ASC_LED5	TP48
ASC_LED6	TP49
ASC_LED8	TP50
ASC_LED9	TP51
ASC_LED10	TP52











Lattice Semiconductor Applications Email: techsupport@latticesemi.com Phone (503) 268-8001 -or- (800) LATTICE		
Title: Analog Sense and Control		
Size B	Project: MachXO3D-Dev-Brd	Schematic Rev: 1.0
Date: Wednesday, April 11, 2018	Sheet: 8	Board Rev: A
		of 10



XO3D_9400HC_484CABGA




XO3D_9400HC_484CABGA



LAYOUT LEDs IN A SINGLE ROW

- [7] XLED7
- [7] XLED6
- [7] XLED5
- [7] XLED4
- [7] XLED3
- [7] XLED2
- [7] XLED1
- [7] XLED0





Note : LEDs above are controlled by XO3L I/O Bank 5. When VCCIO5 is set to a voltage less than 3.3V, observe all I/O overdrive requirements. Refer to Lattice TN1280 "MachXO3L sysIO Usage Guide" for more information.




- [8] ASC_LED[1:6]
- [8] ASC_LED[8:10]



Lattice Semiconductor Applications Email: techsupport@latticesemi.com Phone (503) 268-8001 -or- (800) LATTICE		
Title POWER DECOUPLING AND LED'S		
Size B	Project MachXO3D-Dev-Brd	Schematic Rev 1.0
Date: Wednesday, April 11, 2018	Sheet 9	of 10



NOTE : Boot from external SPI Flash (U6) requires VCCIO2 set to 3.3V. Use caution when setting VCCIO2 to any other voltage.



spread across board, easy access



Lattice Semiconductor Applications Email: techsupport@latticesemi.com Phone (503) 268-8001 -or- (800) LATTICE		
Title POWER REGULATORS		
Size B	Project MachXO3D-Dev-Brd	Schematic Rev 1.0
Date: Wednesday, April 11, 2018	Sheet 10	of 10