Introduction

Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became an issue in DRAM, requiring error detection and correction for large memory systems in high-reliability applications. As device geometries have continued to shrink, the probability of memory errors in SRAM has become significant for some systems. Designers are using a variety of approaches to minimize the effects of memory errors on system behavior.

SRAM-based PLDs store logic configuration data in SRAM cells. As the number and density of SRAM cells in an PLD increase, the probability that a memory error will alter the programmed logical behavior of the system increases. A number of approaches have been taken to address this issue, but most involve Intellectual Property (IP) cores that the user instantiates into the logic of their design, using valuable resources and possibly affecting design performance. The MachXO3™ devices have a hardware implemented SED circuit which can be used to detect SRAM errors and allow them to be corrected.

This document describes the hardware-based Soft Error Detect (SED) approach taken by Lattice Semiconductor for MachXO3L/LF PLDs. Once soft error is detected, Lattice provides an easy way to perform the Soft Error Correction (SEC) without disturbing the functionality of the device.

Lattice also provides a tool to help the user emulate soft error impact by inserting soft error into the device. More details are provided in the MachXO3LF SEI (Soft Error Injection) section.

Table 1. SED/SEC/SEI Features

<table>
<thead>
<tr>
<th>Device</th>
<th>SED</th>
<th>SEC</th>
<th>SEI</th>
</tr>
</thead>
<tbody>
<tr>
<td>MachXO3L</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MachXO3LF</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

SED Overview

The SED hardware in the MachXO3L/LF devices is part of the Embedded Functional Block (EFB) consists of an access point to the PLD's Configuration Logic, a Controller Circuit, and a 32-bit register to store the CRC for a given bitstream (see Figure 1). The SED hardware reads serial data from the PLD's Configuration memory and calculates a CRC. The data that is read, and the CRC that is calculated, does not include EBR memory or PFUs used as RAM. The calculated CRC is then compared with the expected CRC that was stored in the 32-bit register. If the CRC values match it indicates that there has been no configuration memory corruption, but if the values differ an error signal is generated.
Note that the calculated CRC is based on the particular arrangement of configuration memory for a particular design. Consequently, the expected CRC results cannot be specified until after the design is placed and routed. The Lattice Diamond® bitstream generation software analyzes the configuration of a placed and routed design and updates the 32-bit SED CRC register contents during bitstream generation.

The following sections describe the MachXO3L/LF SED implementation and flow.

**SED Limitations**

SED should only be run when once Vcc reaches the data sheet Vcc minimum recommend level. In addition, clock frequencies of greater than 33.33 MHz for the SED are not supported.

The clock (SMCLK) of the SED circuit is shared with the Configuration Logic. As a result, the SED module interacts with several EFB functions with the following results:

- If the EFB or Configuration Logic is accessed while the SED circuit is running:
  - The current SED cycle will be terminated:
    - When the SED circuit is terminated there will be a delay of two SMCLK cycles before EFB or Configuration Logic can be accessed. This is a result of the SMCLK transferring clock from the SED Clock to the Configuration Clock domain. The two SMCLK cycles are defined by the slower SED clock.
    - When the SED circuit is terminated the SEDDONE will remain low, SEDERR will remain low, and SEDINPROG resets from high to low.
    - The EFB or Configuration Logic access which interacts with the SED circuit is defined as:
      - The following commands issued through the JTAG port or WISHBONE interface:
        - LSC_REFRESH
        - ISC_ENABLE
        - ISC_ENABLE_X
        - All IEEE 1532 instructions
        - ISC_DISABLE
      - Primary I²C Configuration Logic slave address match
      - SPI Configuration Logic chip select being asserted
  - The PROGRAMN pin detection logic requires the minimal low period be longer than six SMCLK cycles. If the SED circuit is running the six SMCLK cycles are defined by the SED clock.
SED Operating Modes

For MachXO3L/LF devices there are two operating modes available for SED:

- Standard mode allows the design to control when the SED is run and to test the error detection operation.
- One-shot operation is used to run the SED once when the device is first configured to ensure that the configuration matches the desired configuration.

Both operations perform a single cycle which checks the CRC of all the bits in the SRAM except the EBR and RAM memory. Standard mode is activated using the SEDFA primitive while the One-Shot operation is activated using the SEDFB primitive. These primitives are described in the next section.

If an error is detected during an SED operation, the user can choose one of two corrective actions to take. One is to “Do Nothing” and the other is to initiate an on-demand user reconfiguration by pulling the PROGRAMN pin low. This can be done from another device or from an output of the MachXO3L/LF device as shown in Figure 4.

The PROGRAMn pin detection logic requires the minimal low period be longer than 6 SMCLK cycles. When error detection is actively enabled, the PROGRAMn pin minimal low period will be 6 SEDCLK cycles, since the active SMCLK switched to SEDCLK as mentioned previously. This will behave differently then normal operation where the SMCLK is operating at full speed. After booting, the SED function block will behave according to the new configuration programming.

Standard SED

The Standard SED operation can be used by instantiating the SEDFA primitive which is shown in Figure 2. The primitive port definitions are listed in Table 2. See the Port Descriptions section of this document for more detailed information about each of the ports.

Figure 2. SEDFA Primitive Symbol
One-Shot SED
The One-Shot SED operation can be used by instantiating the SEDFB primitive which is shown in Figure 3. The definitions of the ports for the SEDFB primitive are shown in Table 2. See the Port Descriptions section of this document for more detailed information about each of the ports.

Figure 3. SEDFB Primitive Symbol

![SEDFB Primitive Symbol](image)

Signal Descriptions

Table 2. SEDFA Primitive Port Definitions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction</th>
<th>Active</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEDENABLE</td>
<td>Input</td>
<td>High</td>
<td>SRAM CRC enable</td>
</tr>
<tr>
<td>SEDSTART</td>
<td>Input</td>
<td>Rising Edge</td>
<td>Start SRAM CRC cycle</td>
</tr>
<tr>
<td>SEDFRCERR</td>
<td>Input</td>
<td>Rising Edge</td>
<td>Force an SRAM CRC error flag</td>
</tr>
<tr>
<td>SEDSTDBY</td>
<td>Input</td>
<td>High</td>
<td>SRAM CRC disable while in standby mode</td>
</tr>
<tr>
<td>SEDCLKOUT</td>
<td>Output</td>
<td>N/A</td>
<td>Output clock</td>
</tr>
<tr>
<td>SEDDONE</td>
<td>Output</td>
<td>High</td>
<td>SRAM CRC cycle is complete</td>
</tr>
<tr>
<td>SEDINPROG</td>
<td>Output</td>
<td>High</td>
<td>SRAM CRC cycle is in progress</td>
</tr>
<tr>
<td>SEDERR</td>
<td>Output</td>
<td>High</td>
<td>SRAM CRC error flag</td>
</tr>
</tbody>
</table>
SED Clock Driver

The SED circuitry is driven by the MachXO3L/LF internal oscillator when using either the SEDFA or SEDFB primitive. The maximum frequency supported is 33.25 MHz.

The MachXO3L/LF internal oscillator can be used for several functions in the device including Configuration, SED and as an internal user clock. The frequency of the oscillator output can be set differently for each of these different uses. The settings available for the SED clock are shown in the table below. When using of the SED, the internal oscillator frequency is specified using the SED_CLK_FREQ parameter.

Table 3. SED Internal Oscillator Supported Frequency Settings

<table>
<thead>
<tr>
<th>SED_CLK_FREQ</th>
<th>2.08</th>
<th>4.16</th>
<th>8.31</th>
<th>16.63</th>
</tr>
</thead>
<tbody>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.15</td>
<td>4.29</td>
<td>8.58</td>
<td>17.73</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.22</td>
<td>4.43</td>
<td>8.87</td>
<td>19.00</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.29</td>
<td>4.59</td>
<td>9.17</td>
<td>20.46</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.38</td>
<td>4.75</td>
<td>9.50</td>
<td>22.17</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.46</td>
<td>4.93</td>
<td>9.85</td>
<td>24.18</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.56</td>
<td>5.12</td>
<td>10.23</td>
<td>26.60</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.66</td>
<td>5.32</td>
<td>10.64</td>
<td>29.56</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.77</td>
<td>5.54</td>
<td>11.08</td>
<td>33.25</td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>2.89</td>
<td>5.78</td>
<td>11.57</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.02</td>
<td>6.05</td>
<td>12.09</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.17</td>
<td>6.33</td>
<td>12.67</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.33</td>
<td>6.65</td>
<td>13.30</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.50</td>
<td>7.00</td>
<td>14.00</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.69</td>
<td>7.39</td>
<td>14.78</td>
<td></td>
</tr>
<tr>
<td>SED_CLK_FREQ</td>
<td>3.91</td>
<td>7.82</td>
<td>15.65</td>
<td></td>
</tr>
</tbody>
</table>

SED Attributes

There are three attributes that can be used with the SED primitives and these are shown in Table 4. Usage examples for these attributes can be found in the Sample Code section of this document. Currently the SEDFB primitive does not support the three attributes listed.

Table 4. SED Attributes

<table>
<thead>
<tr>
<th>Attribute Name</th>
<th>Attribute Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SED_CLK_FREQ</td>
<td>String</td>
<td>Specifies the clock frequency when used with SEDFA primitive.</td>
</tr>
<tr>
<td>DEV_DENSITY</td>
<td>String</td>
<td>Specifies the device density for use by the simulation model.</td>
</tr>
<tr>
<td>CHECKALWAYS</td>
<td>String</td>
<td>Reserved for future use.</td>
</tr>
</tbody>
</table>

The SED_CLK_FREQ attribute is used to specify the clock frequency. The SEDFA primitive uses the MachXO3L/LF internal oscillator as the clock source. The available settings are those shown in Table 3. If a value other than those shown in the table is used the software will issue an error message and exit from the MAP process.

The DEV_DENSITY attribute is used to specify the device density for the MachXO3L/LF simulation model. If the DEV_DENSITY attribute is not specified the default value of 1300L will be used. The allowable values for the DEV_DENSITY attribute are:

"1300L", "2100L", "4300L", "6900L", "9400L", "640L_121P", "1300L_256P", "2100L_324P", "4300L_400P"

The CHECKALWAYS attribute is not supported at this time.
Port Descriptions

SEDENABLE
SEDENABLE is a level-sensitive signal which enables SED checking when high. When this signal is low, the SED hardware is disabled. This can be tied high in a design if desired.

SEDSTART
SEDSTART is the signal which starts the SED process. The rising edge of the SEDSTART signal will cause the SED cycle to start if SEDENABLE is high. The SEDSTART signal must remain high until the SED process has completed. If SEDSTART goes low during the SED cycle the process will be terminated without asserting SEDDONE or SEDERR.

SEDFRCERR
SEDFRCERR is used to force the SED process to return an error indication on the SEDERR signal. This is typically done to test the logic associated with the SEDERR output. The rising edge of the SEDFRCERR signal is detected by the SED hardware and latched in by the rising edge of the SED Clock Driver signal. The SEDFRCERR should be latched high while the SED is active for an error indication to be returned. The recommended use is for the user logic to drive the SEDFRCERR signal from low to high once the rising edge of the SEDINPROG signal is detected and while following the setup/hold time requirements defined in Figure 5.

SEDSTDBY
The SEDSTDBY port is provided on the SEDFA primitive only and must be connected to the SEDSTDBY output port on OSCH component. This signal is provided for simulation support of the STDBY function which can be used to turn off the internal oscillator. When the STDBY function turns off the internal oscillator the SEDFA block will no longer operate because its clock source has been turned off. If the user does not connect this signal on the SEDFA primitive the SED will still function the same way in the hardware but may not match the simulation results when STDBY is used.

SEDCLKOUT
SEDCLKOUT is a gated version of the SED Clock Driver signal to the SED block. SEDCLKOUT is gated by SEDENABLE. This signal can be used to synchronize the inputs to the SED block or the outputs from the SED block.

SEDDONE
SEDDONE is an output which indicates that SED checking has completed a cycle. This signal is an active high output from the SED hardware, clocked out on the rising edge of SEDCLKOUT. SEDDONE will be reset by a low SEDSTART signal.

SEDINPROG
SEDINPROG is an output which indicates that SED checking is in progress. This signal is an active high output from the SED hardware, clocked out on the rising edge of SEDCLKOUT. SEDINPROG will go high following SEDSTART going high after the delay shown in Figure 5.

SEDERR
SEDERR is an output which indicates that SED checking has completed a cycle with an error. This signal is an active high output from the SED hardware, clocked out on the rising edge of SEDCLKOUT. SEDERR will be reset by a low SEDSTART signal and delay as defined in Figure 5.
SED Flow

The general SED flow once VCC reaches the data sheet Vcc minimum recommend level is as follows.

1. User logic sets SEDENABLE high. This signal may be tied high if desired.
2. User logic sets SEDSTART high and holds it high for the duration of the SED cycle. SEDINPROG goes high. If SEDDONE or SEDERR are already high they will be driven low.
3. SED starts reading back data from the configuration SRAM.
4. SED finishes checking. SEDERR is updated, SEDINPROG goes low, SEDDONE goes high and another SED cycle is started by asserting SEDSTART. When SEDSTART is asserted the SEDERR signal will be reset.
5. If SEDERR is driven high it can be reset by reconfiguring the PLD.
6. SEDENABLE goes low when/if the user specifies, and SED is no longer in use.

The preferred action to take when an error is detected is to reconfigure the PLD. Reconfiguration can be accomplished by driving the PROGRAMN pin low. This can be done by externally connecting a GPIO pin to PROGRAMN.

Figure 4. Example Schematic

![Schematic Diagram]

Note: The 1 Ohm resistor shown allows a user to recover from a bad program which always pulls the GPIO pin low in the MachXO3L/LF device. If this type of pattern is loaded into the MachXO3L/LF, the device will always be held in the re-configuration state and is not able to communicate or be erased to clear the error condition. To recover from this condition, remove the resistor and reprogram the device, then replace resistor.

Timing Diagram for SED Operation

Figure 5. Timing Diagram for SED Operation
Where:

![Table 5](image)

## SED Run Time

The amount of time needed to perform an SED check depends on the density of the device and the frequency of the SED Clock Driver signal. There will also be some overhead time for calculation, but it is fairly short in comparison. An approximation of the time required can be found by using the following formula:

\[
\frac{\text{Maxbits}}{8} / \text{SED Clock Driver Frequency} = \text{Time (ms)}
\]

Maxbits is in kbits and depends on the density of the PLD (see Table 5). The SED Clock Driver signal frequency is shown in MHz. Time is in milliseconds. The SED checking in the MachXO3L/LF device reads 8 bits (1 byte) on each SED clock cycle.

For example, for a design using a MachXO3L/LF with 4,300 look-up tables and an SED Clock Driver frequency of 7 MHz:

\[
\frac{972 \text{ kbits}}{8} / 7.0 \text{ MHz} = 17.4 \text{ ms}
\]

In this example, SED checking will take approximately 17.4 ms.

Note that the internal oscillator is used to generate the SED Clock Driver signal and its frequency can vary by ±5.5%.

**Table 5. SED Run Time**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>360K</td>
<td>3.15</td>
<td>3.15</td>
<td>5.35</td>
<td>5.35</td>
<td>3.64</td>
<td>3.64</td>
<td>5.75</td>
</tr>
<tr>
<td>33.3 MHz</td>
<td>1.35</td>
<td>1.35</td>
<td>2.00</td>
<td>2.00</td>
<td>3.64</td>
<td>3.64</td>
<td>5.75</td>
</tr>
<tr>
<td>2109K</td>
<td>7.92</td>
<td>7.92</td>
<td>86.4</td>
<td>86.4</td>
<td>7.92</td>
<td>7.92</td>
<td>86.4</td>
</tr>
<tr>
<td>3.05 MHz</td>
<td>14.8</td>
<td>14.8</td>
<td>21.9</td>
<td>21.9</td>
<td>39.9</td>
<td>39.9</td>
<td>62.9</td>
</tr>
<tr>
<td>3.05 MHz</td>
<td>14.8</td>
<td>14.8</td>
<td>21.9</td>
<td>21.9</td>
<td>39.9</td>
<td>39.9</td>
<td>62.9</td>
</tr>
<tr>
<td>3.05 MHz</td>
<td>14.8</td>
<td>14.8</td>
<td>21.9</td>
<td>21.9</td>
<td>39.9</td>
<td>39.9</td>
<td>62.9</td>
</tr>
</tbody>
</table>

1. Density refers to the number of configuration bits in the device.
Sample Code

The following simple example code shows how to instantiate the SED primitive. In the example the SED is always enabled and will be run when the “sed_start” signal is driven high. The outputs of the SED hardware are available to route to the PLD output pins or for use in another module.

SED VHDL Examples

VHDL SEDFA

COMPONENT SEDFA

GENERIC(
  SED_CLK_FREQ  : string  := "3.5";
  CHECKALWAYS  : string  := "DISABLED";
  DEV_DENSITY   : string  := "1300L");
--"1300L", "2100L", "4300L", "6900L", "640L_121P", "1300L_256P", "2100L_324P", "4300L_400P"

PORT(
  SEDENABLE    : in STD_LOGIC;
  SEDSTART     : in STD_LOGIC;
  SEDFRCERR    : in STD_LOGIC;
  SEDSTDBY     : in STD_LOGIC;
  SEDERR       : out STD_LOGIC;
  SEDDONE      : out STD_LOGIC;
  SEDINPROG    : out STD_LOGIC;
  SEDCLKOUT    : out STD_LOGIC);

END COMPONENT;

attribute SED_CLK_FREQ : string ;
attribute SED_CLK_FREQ of SEDinst0 : label is "13.30";
attribute CHECKALWAYS : string ;
attribute CHECKALWAYS of SEDinst0 : label is "DISABLED" ;
attribute DEV_DENSITY : string ;
attribute DEV_DENSITY of SEDinst0 : label is "1300L" ;

SEDinst0: SEDFA

-- synthesis translate_off
  GENERIC MAP ( SED_CLK_FREQ => "13.30";
                 CHECKALWAYS => "DISABLED";
                 DEV_DENSITY => "1300L" )
-- synthesis translate_on
PORT MAP ( SEDENABLE => '1',
            SEDSTART => sed_start,
            SEDFRCERR => '0',
            SEDSTDBY => sed_stdby,
            SEDERR => sed_err,
            SEDDONE => sed_done,
            SEDINPROG => sed_active,
            SEDCLKOUT => sed_clkout);
**SED Verilog Examples**

**Verilog SEDFA**

```verilog
module SEDFA (SEDENABLE, SEDSTART, SEDFRCERR, SEDSTDBY, SEDERR, SEDDONE, SEDINPROG, SEDCLKOUT);

input SEDENABLE, SEDSTART, SEDFRCERR, SEDSTDBY;
output SEDERR, SEDDONE, SEDINPROG, SEDCLKOUT;

parameter SED_CLK_FREQ = "3.5";
parameter CHECKALWAYS = "DISABLED";
parameter DEV_DENSITY = "1300L";
//"1300L","2100L","4300L","6900L","640L_121P", "1300L_256P", "2100L_324P", and "4300L_400P"
endmodule

Verilog SEDFA Primitive Instantiation

// instantiate SEDFA primitive module with parameter passing to SEDFA module
SEDFA # (.SED_CLK_FREQ("4.75"), .DEV_DENSITY("1300L"))

sedfa_tst (.SEDENABLE(1'b1), .SEDSTART(sed_start), .SEDFRCERR(1'b0), .SEDSTDBY(),
.SEDERR(sed_err), .SEDDONE(sed_done), .SEDINPROG(sed_active), .SEDCLKOUT(sed_clkout) );
```

**MachXO3LF SEC (Soft Error Correction)**

Soft Error Correction (SEC) is performed with background reconfiguration. All bits are rewritten during the reconfiguration, and the erroneous bit is replaced with correct data. During background reconfiguration, writing the same value into configuration SRAM cells does not affect the SRAM cell output.

Soft Error Detection (SED) can be utilized in conjunction with the MachXO3LF Dual Boot feature without restriction. However, Soft Error Correction (SEC) use is limited to the primary image only. Refer to TN1279, MachXO3 Programming and Configuration Usage Guide for more information on the use of the Dual Boot feature.

Upon completion of background reconfiguration, initialization of the device is bypassed, allowing the user functions to be performed during and after reconfiguration.

Soft error correction is an optional feature of the MachXO3LF device. It is used in conjunction with a sound system-wide error recovery process. When it is determined that the result of any soft error detection (SED) within the MachXO3LF user design can be contained, whether in the data or control planes, then SEC may be enabled. Refer to TN1279, MachXO3 Programming and Configuration Usage Guide for more information about configuring a user design for SEC and background reconfiguration. Alternatively, if it is necessary or desired to re-initialize the user design to known state in response to a SED event, then SEC should remain disabled to allow for warm-boot recovery.

To use SEC:

1. Select or enable the BACKGROUND_RECONFIG option in Diamond Spreadsheet View when you generate the bitstream.
2. Set the synthesis option to disable distributed RAM during the synthesize process.
Once soft error is detected, either inserted or by radiation, there are multiple ways to correct it as described below.

- Provide the original bitstream in background mode via an external sysConfig slave port (for example, JTAG or I²C).
- Transfer the original bitstream from internal or external Flash memory by issuing the sysConfig REFRESH command via an external sysConfig slave port.
- Transfer the original bitstream from internal or external Flash memory, initiated via external PROGRAMN pin assertion.

Two examples of how to initiate SEC are described below.

**SPI Master Mode**

If you are using SPI Master mode to download bitstream from an external SPI flash to the MachXO3LF device, you can issue a refresh instruction or toggle the PROGRAMN pin to reload the original bitstream from the SPI flash. The DONE pin goes low during the configuration and goes back to high after the configuration.

Power cycle the device or issue offline mode instructions into the device to reinitialize the device or break the background mode.

Figure 6 shows the XO3LF Master SPI Port to SPI Flash.

**Figure 6. MachXO3LF Master SPI Port with SPI Flash**

**JTAG Mode**

If the bitstream is loaded into the MachXO3LF through an external controller through the JTAG port, and you want to reprogram the device without the device function being disturbed, select the XSRAM SEI Fast Program operation in the Diamond Programmer. This creates embedded programming and loads the original bitstream into the SRAM of the device in the background.

When the MachXO3LF is in JTAG mode, reinitialize the device by reprogramming it using offline mode. For example, use the FAST PROGRAM operation.
MachXO3LF SEI (Soft Error Injection)

The Diamond SEI tool offers an easy and economical way to emulate soft error impact to the overall system. This tool allows you to randomly generate and program one or multiple soft errors into the device in background mode without disturbing the device function.

*Note: SEI is only supported when the device configuration mode is being set to slave mode.*

To use the Diamond SEI tool:

1. Select or enable the BACKGROUND_RECONFIG option in Diamond spreadsheet view when you generate the bitstream.
2. Run the SEI Editor (shown in Figure 8) under Tools. This allows you to create one frame special bitstream that has one bit different from your original bitstream.
Some of the main menus in the SEI Editor are described below:

- **Enable** – Select the checkbox of the specific bitstream to be generated when the Run button is clicked.
- **ID** – Continuous number assigned by the software.
- **File Name** – Default bitstream name. This may be changed by the user.

- **Method**
  - **Unused** – Error bit introduced is not used by customer design.
  - **Random** – Error bit introduced is random and can be used by customer design.

- **Block**
  - **Unused** – The Block can be selected among PFU, EBR or DSP.
  - **Random** – Any functional block including routing. This cannot be selected by the user.

The major buttons on the SEI Editor are described below.

- **Add Button** – Click this button to add SEI files.
- **Remove Button** – Click this button to remove SEI files.
- **Run Button** – Click this button to generate SEI files.

*Note: The grey area cannot be selected.*

To program the one-bit-different bitstream, select the XSRAM SEI Fast Program operation in Diamond Programmer. Once it is programmed into the device, you can use the general SED routine to detect the soft error. During the SEI Fast Program, you will see the DONE pin go low during configuration and back to high after the configuration.

*Note: While programming the device with soft error bitstream, SED checking will have to stop. You can deassert SEDENABLE to stop the SED checking.*
Technical Support Assistance
Submit a technical support case via www.latticesemi.com.techsupport.

Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2017</td>
<td>1.3</td>
<td>Updated SED Attributes section. Added 9400L to the allowable values for the DEV_DENSITY attribute.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated SED Run Time section. Added XO3L/LF-9400 values to Table 5, SED Run Time.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated MachXO3LF SEC (Soft Error Correction) section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Added paragraph on the use of SEC and SED with MachXO3LF Dual Boot feature.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Listed ways to correct soft error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>— Added lead-in sentence to introduce succeeding sections on how to initiate SEC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated JTAG Mode section. Modified sentence to “This creates embedded programming and loads the original bitstream into the SRAM of the device in the background.”</td>
</tr>
<tr>
<td>April 2016</td>
<td>1.2</td>
<td>Changed document title to MachXO3 Soft Error Detection (SED)/Correction (SEC) Usage Guide.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Introduction section. Added Table 1, SED/SEC/SEI Features.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added MachXO3LF SEC (Soft Error Correction) section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added MachXO3LF SEI (Soft Error Injection) section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Technical Support Assistance section.</td>
</tr>
<tr>
<td>March 2015</td>
<td>1.1</td>
<td>Product name/trademark adjustment. Included MachXO3LF device.</td>
</tr>
<tr>
<td>April 2014</td>
<td>01.0</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>